



Memory Organization in Embedded Multimedia Platforms

Diederik.Verkest@imec.be


DAC



System Level Design
with Embedded Platforms

Tutorial

Positioning in the Y-chart




DAC




System Level Design
with Embedded Platforms

Tutorial


The underlying idea



Positioning in the Y-chart



Platform characteristics - SDRAM



Wide word


Burst mode



System Level Design
with Embedded Platforms

Tutorial

Platform characteristics - caches




Many cache misses
Page Loading



System Level Design
with Embedded Platforms

Tutorial

Platform characteristics - busses



DAC




System Level Design
with Embedded Platforms

Tutorial


Platform example: TriMedia

TriMedia TM1000



TriMedia TM1000 cache

- Cache bypass
- SW controlled
- HW controlled




DAC



System Level Design
with Embedded Platforms

Tutorial


Positioning in the Y-chart



Application characteristics

- Cost-driven designs
 - high volume
 - low power
 - small size
- Real-time processing: timing, ordering constraints
- Many pages of complex code
- Many data-dominated modules with large impact on cost factors
 - power, performance determined by the data transfer and data storage not by the arithmetic and logic

Data transfer and storage power



DAC




System Level Design
with Embedded Platforms

Tutorial

Application characteristics

Mobile: GSM, SDMA, WLAN (OFDM, turbo codec)
Wired: xDSL
Network: ATM layer 3-4



2D -> 3D graphics
 Medical imaging

Audio codec: MPEG2, voice codec
Video codec: MPEG2, H.263, MPEG4, JPEG2000


DAC



System Level Design
with Embedded Platforms

Tutorial


Positioning in the Y-chart



Performance analysis

- Feedback using estimation of
 - Data transfers
 - Memory size
- Derived performance parameters
 - System bus load
 - Power dissipation in memories
 - size of memory
 - frequency of access
 - technology (VDD, on-chip/off-chip)
- Measured performance parameter
 - Clock cycles

Positioning in the Y-chart



DAC 

System Level Design
with Embedded Platforms

Tutorial

Mapping

- Given
 - architecture e.g. TriMedia TM1000
 - reference C code for application e.g. MPEG-4 Motion Estimation

- Task
 - map application on architecture

- But ... wait a moment

```
me@work> tmcc -o mpeg4_me mpeg4_me.c  
Thank you for running TriMedia compiler.  
(Your program uses 257321886 bytes memory,  
78 Watt, 428798765291 clock cycles)
```

DAC 

System Level Design
with Embedded Platforms

Tutorial


Let's help the compiler ...

- DTSE is a methodology to explore data-transfer and data-storage in multi-media applications
 - Transforms C-code of the application
 - By focusing on multi-dimensional signals (arrays)
 - To better exploit platform capabilities
- Tools give feedback about the effect of transformations for a given target platform
- In this tutorial we'll cover four major steps to improve power, area, performance trade-off in the context of platform based design


Application example

- Application domain:
 - Computer Tomography in medical imaging
- Algorithm:
 - Cavity detection in CT-scans
 - Detect dark regions in successive images
 - Indicate cavity in brain

⇒ **Bad news for owner of brain**



Starting point




- Reference (conceptual) C code for the algorithm
 - all functions: $\text{image_in}[N \times M]_{t-1} \rightarrow \text{image_out}[N \times M]_t$
 - new value of pixel depends on its neighbors
 - neighbor pixels read from background memory
 - approximately 110 lines of C code (ignoring file I/O etc)
 - experiments with $N \times M = 640 \times 400$ pixels
 - straightforward implementation: 6 image buffers

Reference code structure

```
main() { /* Layer 1 code */
    read_image(IN_NAME, image_in);
    cav_detect();
}

void cav_detect() { /* Layer 2 code */
    for (x=GB; x<=N-1-GB; ++x) {
        for (y=GB; y<=M-1-GB; ++y) {
            gauss_x_tmp = 0;
            for (k=-GB; k<=GB; ++k) {
                gauss_x_tmp += in_image[x+k][y] * Gauss[abs(k)];
            }
            gauss_x_image[x][y] = foo(gauss_x_tmp);
        }
    }
} /* Makes code for data access */
/* and data transfer explicit */
```

DTSE principles



DAC 

System Level Design
with Embedded Platforms

Tutorial

The major steps in DTSE

- ① Data flow transformations
 - Eliminate redundant transfers and storage
- ② Loop and control flow transformations
 - Improve regularity of accesses and data locality
- ③ Data re-use and memory hierarchy exploitation
 - Determine when to move which data between memories to meet the cycle budget of the application with low cost
- ④ Data layout optimization
 - Arrange data in the correct place in memory to (1) minimize memory size and (2) make efficient use of memory features such as cache locking and associativity

DAC 

System Level Design
with Embedded Platforms

Tutorial


Data-flow transformations ①

- Original "C" reference code is procedural BUT ...
- Input/output data-dependencies are what matters
 - code can be rewritten (different execution order) without changing the algorithm's result !
- Data-flow transformations
 - eliminate redundant transfers and storage
 - enable further loop and control transformations
- Expected influence
 - reduce number of memory accesses from CPU

Data-flow trafo - cavity detection ①

```
for (x=0; x<N; ++x)
  for (y=0; y<M; ++y)
    gauss_x_image[x][y]=0;


for (x=1; x<=N-2; ++x) {
  for (y=1; y<=M-2; ++y) {
    gauss_x_tmp = 0;
    for (k=-1; k<=1; ++k) {
      gauss_x_tmp += image_in[x+k][y]*Gauss[abs(k)];
    }
    gauss_x_image[x][y] = foo(gauss_x_tmp);
  }
}
```



#accesses: $N * M + (N-2) * (M-2)$

Data-flow trafo - cavity detection ^①


```
for (x=0; x<N; ++x)
  for (y=0; y<M; ++y)
    if ((x>=1 && x<=N-2) &&
        (y>=1 && y<=M-2)) {
      gauss_x_tmp = 0;
      for (k=-1; k<=1; ++k) {
        gauss_x_tmp += image_in[x+k][y] * Gauss[abs(k)];
      }
      gauss_x_image[x][y] = foo(gauss_x_tmp);
    } else {
      gauss_x_image[x][y] = 0;
    }
  }
}
```



#accesses: $N * M$
gain is $\pm 50\%$

Data-flow transformation - result ^①


- In total 5 types of data-flow transformations



Loop transformations



2

- Loop transformations
 - improve regularity of accesses
 - improve temporal locality: production ↔ consumption
- Expected influence
 - reduce temporary storage and (anticipated) BG storage



Loop trafo - cavity detection

2



Loop trafo - cavity detection code ²

```
for (y=0; y<M+3; ++y) {
  for (x=0; x<N+2; ++x) {
    if (x>=1 && x<=N-2 && y>=1 && y<=M-2) {
      gauss_x_tmp = 0;
      for (k=-1; k<=1; ++k) {
        gauss_x_tmp += image_in[x+k][y]*Gauss[abs(k)];
      }
      gauss_x_image[x][y] = foo(gauss_x_compute);
    } else {
      if (x<N && y<M) {
        gauss_x_image[x][y] = 0;
      }
    }
  }
}
```


DAC 

System Level Design
with Embedded Platforms

Tutorial

Loop transformations - result ²

- In total some 15 loop transformations




DAC 

System Level Design
with Embedded Platforms

Tutorial

Data re-use & memory hierarchy ^⑧



- P (original) = # access \times power/access = 100
- P (after) = $100 \times 0.01 + 10 \times 0.1 + 1 \times 1 = 3$
- Introduce memory hierarchy
 - reduce number of reads from main memory
 - heavily accessed arrays stored in smaller memories

DAC 

System Level Design
with Embedded Platforms


Tutorial

Data re-use ^⑧

- Data flow transformations to introduce extra copies of heavily accessed signals
 - Step 1: figure out data re-use possibilities
 - Step 2: calculate possible gain
 - Step 3: decide on data assignment to memory hierarchy

```
int [2] [6] A;
```

```
for (h=0; h<N; h++)
  for (i=0; i<2; i++)
    for (j=0; j<3; j++)
      for (k=1; k<7; k++)
        B[j] = A[i][k];
```



DAC 


System Level Design
with Embedded Platforms

Tutorial

Data re-use


③

- Data flow transformations to introduce extra copies of heavily accessed signals
 - Step 1: figure out data re-use possibilities
 - Step 2: calculate possible gain
 - Step 3: decide on data assignment to memory hierarchy




Data re-use tree

③



Memory hierarchy assignment

⑧



Data-reuse - cavity detection code


⑧

```

for (y=0; y<M+3; ++y) {
  for (x=0; x<N+2; ++x) { /* first in_pixel initialized */
    if (x==0 && y>=1 && y<=M-2)
      for (k=0; k<1; ++k)
        in_pixels[(x+k)%3][y%1] = image_in[x+k][y];
    /* copy rest of in_pixel's in row */
    if (x>=0 && x<=N-2 && y>=1 && y<=M-2)
      in_pixels[(x+1)%3][y%1] = image_in[x+1][y];
    if (x>=1 && x<=N-1-1 && y>=1 && y<=M-2) {
      gauss_x_tmp=0;
      for (k=-1; k<=1; ++k)
        gauss_x_tmp += in_pixels[(x+k)%3][y%1]*Gauss[Abs(k)];
      gauss_x_lines[x][y%3] = foo(gauss_x_tmp);
    } else
      if (x<N && y<M) gauss_x_lines[x][y%3] = 0;
  }
}

```

Data reuse & memory hierarchy ^⑧




Data layout optimization ^④

- At this point multi-dimensional arrays are assigned to physical memories
- Data layout optimization determines exactly where in each memory a signal should be placed, to
 - reduce memory size by “in-placing” arrays that do not overlap in time (disjoint lifetimes)
 - placement of arrays in main memory to avoid cache misses due to conflicts
 - exploit spatial locality of the data in memory to improve performance of e.g. page-mode memory access sequences

In-place mapping

- Input image is partly consumed by the time first results for output image are ready



In-place - cavity detection code

```
for (y=0; y<=M+3; ++y) {
  for (x=0; x<N+5; ++x) {
    image_out[x-5][y-3] = ...;


    /* code removed */
    ... = image_in[x+1][y];
  }
}

for (y=0; y<=M+3; ++y) {
  for (x=0; x<N+5; ++x) {
    image[x-5][y-3] = ...;

    /* code removed */
    ... = image[x+1][y];
  }
}
```

In-place mapping - results

4




DAC 

System Level Design
with Embedded Platforms


Tutorial

Data layout - conflict miss

4



```
for (i=0; i<30; i++)
    A[i] = A[i] + B[i];
```



- Need both A[1], B[1] at same moment
- A[1] is in cache at position 1
- B[1] also mapped to position 1 (65 % 8)
- Conflict miss: A[1] is flushed in favor of B[1]

DAC 



System Level Design
with Embedded Platforms

Tutorial

Cache misses vs. associativity ⁴

- Traditional compilers use single contiguous data organization
 - Without taking cache parameters into account
 - May (or may not) give rise to conflicts
- Associative caches reduce cache conflict misses but are expensive
- Instead of using associative caches
 - Organize data in memory in such a way that conflicts are avoided

Data layout - avoid conflict miss ⁴



```
for (i=0; i<30; i++)
    A[i] = A[i] + B[i];
```


```
for (i=0; i<30; i++)
    mem[2*i-i%4] =
        mem[2*i-i%4] +
        mem[2*i-i%4+4];
```

i	0	1	2	3	4	5	6	7	8	9
A _{adr}	0	1	2	3	8	9	10	11	16	17
B _{adr}	4	5	6	7	12	13	14	15	18	19

Cache optimization - results

4

- Total size of all signals (except image_in[][] and image_out[][]) now less than 8 KB
- All signals are locked in TM1000 cache




DAC



System Level Design
with Embedded Platforms

Tutorial

Cavity detection summary



- Local accesses reduced by factor 3
- Memory size reduced by factor 5
- Power reduced by factor 5
- System bus load reduced by factor 12
- Performance worsened by factor 6

DAC




System Level Design
with Embedded Platforms

Tutorial


The last step

- Increased execution time introduced by DTSE from
 - Complicated address arithmetic
 - Additional complex control flow (loop & conditionals)
- Multimedia platform not adapted to address calculations
- Additional transformations needed to
 - Simplify control flow
 - Simplify address arithmetic: common sub-expression elimination, modulo expansion, ...
 - Match remaining expressions on target machine


Address optimization - result




Cavity detection on Pentium-MMX



MPEG-4 motion estimation on MMX



The Y-chart revisited




DAC 

System Level Design
with Embedded Platforms

Tutorial

Fixing platform parameters

- Configurable cache size: trade-off versus miss rate




DAC 

System Level Design
with Embedded Platforms

Tutorial

Fixing platform parameters

- Assume configurable on-chip memory hierarchy
 - Trade-off power versus cycle-budget




DAC 

System Level Design
with Embedded Platforms

Tutorial

Fixing platform parameters

- Cache size versus power



DAC 

System Level Design
with Embedded Platforms

Tutorial

Conclusion

- In multi-media applications exploring data transfer and storage issues should be done at system level
- DTSE is a methodology for *Data Transfer and Storage Exploration* based on manual and/or tool-assisted *code rewriting*
 - Platform independent high-level transformations
 - Platform dependent transformations exploit platform characteristics (optimal use of cache, ...)
 - Substantial reduction in power and memory size demonstrated on MPEG-4, OFDM, H.263, ADSL, ...

DAC 

System Level Design
with Embedded Platforms

Tutorial

More information

<http://www.imec.be/acropolis/>
<http://www.imec.be/atomium/>



DAC 

System Level Design
with Embedded Platforms

Tutorial

Lots of people work(ed) on this

Francky Catthoor, Florin Balasa, Jan Bormans, Erik Brockmeyer,
Koen Danckaert, Eddy De Greef, Michel Eyckmans, Jean-Philippe
Diguët, Frank Franssen, Chen-Yi Lee, Stefan Janssens, Chidamber
Kulkarni, Kostas Masselos, Miguel Miranda, Lode Nachtergaele,
Thierry Omnes, Peter Slock, Michael van Swaaij, Arnout
Vandecappelle, Ingrid Verbauwhede, Sven Wuytack, ...

DAC 

**System Level Design
with Embedded Platforms**

Tutorial