

# Video Algorithms and Architectures

K.A. Vissers

Philips Research

**PHILIPS**

and

A.K. Riemens, R.J. Schutten,

G. de Haan

Philips Research

Eindhoven, The Netherlands

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Contents

- Context of TV systems
- Video Format Conversion
- De-interlacing and Up-Conversion
- Motion Estimation and Motion Compensation
- Several Architectures
- Conclusion

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Context of TV systems

- Consumer electronics: price for electronics \$50 - 100
- Real-time performance: no loss of data, guaranteed response
- Embedded systems, certainly for the display processing
- Image quality is important

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Context of TV systems

### Frequencies for standard resolution TV:

- PAL: 864 pixels,  $625/2=312$  lines, 50 fields /sec, interlace
  - NTSC: 864 pixels,  $525/2=262$  lines, 60 fields/sec, interlace
- In total:  
13.5 million samples per second,  
luminance (y) and chrominance (u and v, subsampled),  
typically 8-10 bits data for luminance and 8 bits for color

System signal processing: 100 - 1000 operations per pixel:  
1.35 - 13.5 **Billion** operations per second,  
1.35 - 13.5 Gbyte per second internal bandwidth

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Context of TV systems

Algorithms for picture quality improvements:

- Sharpness “improvement”
- Noise Reduction
- De-interlace
- Up-conversion


**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Increasing demand for conversion



**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Good reasons for different formats

Standardization is no option

- Channel capacity differs
- Viewing distance differs
- History may be different
- Screen brightness differs
- Resolution requirements differ
- Motion portrayal of different importance


**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Large Area Flicker on TV

Perception threshold for large area flicker as a function of brightness




**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Field Rate Conversion from 50 Hz to 100Hz



**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Video format conversion problem

- Video contains time-discrete information:
  - In the temporal domain (discrete number of pict/s)
  - In the vertical domain (discrete number of lines)
  - Often in the horizontal domain (number of pels/line)
- Why not use interpolating and decimating low-pass filters to achieve our goal?
  - TV does not fulfill demands of sampling theorem in V and T domains
  - Tracking viewers transform temporal frequencies

**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Field rate conversion

### First **De-interlace**:

- vertical temporal filter
- motion estimation, followed by motion compensated techniques

### Next perform **Up-conversion**:

- motion estimation, followed by motion compensated techniques

### In the end:

- Motion compensated processing in any algorithm that uses previous fields or frames: intra-field noise reduction etc.


**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## What is interlace



**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Why de-interlace


- Some displays require progressive video (matrix type of displays)
- Eliminate line flicker, resolution loss with motion, and alias
- Basic requirement for **all scan conversion** (even when converting from interlaced to interlaced format)
  - e.g. field rate doubling preventing odd-odd-even-even field sequence

**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## De-interlacing, what is it?




**Calculate picture data at TV-lines not transmitted in the current field**

**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Vertical Temporal Filter (VT)




**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## VT Median and moving edge



**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*



## De-interlacing moving images

- The problem with motion is fundamental for **all methods** without motion compensation

### Since

- information of successive fields cannot be combined because of motion, while single fields cannot provide full vertical detail
- **Motion compensation** aims at achieving the same quality for moving image parts as for stationary parts

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## De-interlacing summary

- For stationary images many methods perform well.
- For moving images, only motion compensated methods perform reasonably good.
- Motion compensated methods have been introduced in consumer products already.

Reference articles:



- G. de Haan and E.B. Bellers, "De-interlacing of Video data", *IEEE Tr. On Consumer Electronics*, Vol. 43, No. 3, August 1997, pp. 819-825.
- G. de Haan and E.B. Bellers, "De-interlacing-An overview, Overview article accepted for publication in the *Proceedings of the IEEE* .



**DAC**



System Level Design  
with Embedded Platforms


*Tutorial*





# Tracking by viewer

so moving images need to be sharp




**DAC**

System Level Design  
with Embedded Platforms

Tutorial

# Motion Compensated picture rate up-conversion



**DAC**

System Level Design  
with Embedded Platforms

Tutorial

## Picture rate conversion, can we notice the improvement?

**Non - Motion Compensated** **Motion Compensated**




**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Motion Estimation

So this is what we need:



- Is there any motion?
- How fast?
- into which direction?

**DAC** 

System Level Design  
with Embedded Platforms

*Tutorial*

## Up-conversion summary

- Motion compensated upconversion is required for good quality
- Robust methods are important
- Reference articles:
  - G. de Haan et al., "IC for Motion Compensated 100Hz TV, with a Smooth Motion Movie-Mode", *IEEE Tr. on Consumer Electronics*, May 1996, pp. 165-174.
  - G. de Haan et al., "An evolutionary architecture for motion-compensated 100 Hz television", *IEEE Tr. on Circuits and Systems for Video Technology*, Jun. 1995, pp. 207-217.

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Architectural Considerations

Combine:

- Motion estimation: 3D recursive search
- Deinterlace
- Upconversion
- Preferably noise reduction and aspect ratio scaling

Into:

ONE consumer priced IC, or a part of a platform in ONE consumer based platform.

**DAC**




System Level Design  
with Embedded Platforms

*Tutorial*

## Motion Estimation

The problem: find the best block position at a number of candidate positions, comparing data of the current field/frame with data of the previous field/frame



**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Motion Estimation Questions:

Find a perceptively **good** ME that requires limited:

- external memory
- internal memory
- computational load.
- What is a good ME? Iterative development loop:
- Propose an algorithm for ME
- Implement de-interlace and or up-conversion with it
- Evaluate the video quality and the cost of implementation!

Trade-offs with very non-linear and implicit cost functions

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Choices for Motion Estimation

Algorithmic choices have a video quality and cost impact:

- Number of previous fields/frames used, e.g one frame (~ 1 Mbyte, external off chip memory)
- search range, typically +/- 12 - 16 in vertical direction, +/- 30-40 in horizontal direction (~ 10-100kByte internal memory)
- Block size for comparison, typically 8x8 to 16x16
- Accuracy of vectors, typically 0.25 pixel!, so 2D interpolation is required inside the motion estimation
- Number of pixels used in the calculation of the Sum of differences: typically a sub-sample of a factor 2-4.

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## Combination of Motion Estimation, De-interlace and Up-conversion

- Combine the field/frame memories,
- Combine the De-interlacing with Motion Estimation: recursive de-interlacing
- Use motion vectors for De-interlace
- Calculate new motion vectors for Up-conversion at proper temporal location (vector split)

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*



## System Trade-offs, solution 1

### Existing IC (SAA 4991), used in high end Philips TVs

- All pixel processing in dedicated synthesized hardware.
- frame/field memories of chip
- line memories for the search range on-chip.
- Control settings and field level adjustment in a micro-controller (8051)
- Good video quality, implementation tuned for the TV market
- Includes noise reduction and vertical scaling of the image
- Runs synchronous with the video scanning frequency

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## System Trade-offs, solution 1)

- IC characteristics:

Process	CMOS 0.8 $\mu\text{m}$
Die Size	97 $\text{mm}^2$
Transistor Count	980.000
Data Clock	27 or 32 MHz
Package	PLCC84
Dissipation	1.8 W
Interface	UART-bus
ME/MC Range	$\pm 16$ (H), $\pm 9$ (V) pixels


**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## System Trade-offs solution 1)



Dedicated,  
synthesized,  
tuned solution

**DAC**



System Level Design  
with Embedded Platforms

*Tutorial*

## System trade-offs, solution 2)

Attempt to implement the de-interlacing and up-conversion completely in software exploiting the opportunities of Philips Trimedia VLIW core:

- Data parallelism 4 bytes in a word in the 32 bit architecture,
- Special Media instructions making SAD calculations and Median calculations very efficient
- Instruction Level Parallelism exploiting: 4.5 out of 5 issueslot effectively used over the complete program
- Some video quality limitations to achieve the software solution


**DAC**




System Level Design  
with Embedded Platforms

*Tutorial*


## System Trade-offs, solution 2)



## TM1000 overview



## TM1000 VLIW core



32 KB instr cache	128 words x 32 bits register file
16 KB data cache,	5 ALU, 5 const, 2 shift, 3 branch
quasi dual ported,	2 I/FPmul, 2 FPalu, 1 FPdivsqr, 1 FPcomp
8-way set associative	2 loadstore, 2 DSPalu, 2 DSPmul
	Pipelined, latency 1 to 3 cycles (except FPdivsqr)

**DAC** 

System Level Design  
with Embedded Platforms *Tutorial*

## System Trade-offs, proposal 3)

- New proposal: joint effort of Philips Research, Philips Trimedia and Philips Semiconductors Business Line Video.
- Best video quality
- Partitioning of total functionality in Software on the TM-core and a dedicated new coprocessor, with on chip internal memory for the search range
- Combined with many other functions and features in the context of TV processing
- Runs completely de-coupled from the video input frequency or the video output frequency, and independent of the video scanning direction.

**DAC** 

System Level Design  
with Embedded Platforms *Tutorial*

## Conclusion

- The feasibility of Motion Estimation and Motion Compensated De-interlacing and Up-Conversion has been shown
- Several implementations with a range in video quality have been illustrated.
- Quantifying the system trade-offs for next generation systems is essential.
- The combination of powerful Media processor cores with flexible coprocessors is unique in this field.
- De-coupling of video scanning opens new algorithmic opportunities

**DAC**



**System Level Design  
with Embedded Platforms**

*Tutorial*