

Processors, FPGAs, and ASICs


CSEE W4840

Prof. Stephen A. Edwards

Columbia University


Processors, FPGAs, and ASICs - p. 17

Spectrum of IC choices




Processors, FPGAs, and ASICs - p. 27

NMOS Transistor Cross Section




Processors, FPGAs, and ASICs - p. 37

Inverter Transistors and Layout




Processors, FPGAs, and ASICs - p. 47

NAND Gate Transistors and Layout




Processors, FPGAs, and ASICs - p. 57

Full-custom ICs




Processors, FPGAs, and ASICs - p. 67


Standard Cell ASICs




Standard Cell ASICs



Channeled Gate Arrays




Channeled Gate Arrays




Processors, FPGAs, and ASICs - p. 107

Sea-of-Gates Gate Arrays





Processors, FPGAs, and ASICs - p. 117

FPGAs: Floorplan




Processors, FPGAs, and ASICs - p. 127

FPGAs: Routing




Processors, FPGAs, and ASICs - p. 137

FPGAs: CLB



Processors, FPGAs, and ASICs - p. 147

PLAs/CPLDs: The 22v10



Processors, FPGAs, and ASICs - p. 157

Example: Euclid's Algorithm

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```


i386 Programmer's Model

31	0	15	0
eax	Mostly	cs	Code segment
ebx	General-	ds	Data segment
ecx	Purpose-	ss	Stack segment
edx	Registers	es	Extra segment
		fs	Data segment
		gs	Data segment
esi	Source index		
edi	Destination index		
ebp	Base pointer		
esp	Stack pointer		
eflags	Status word		
eip	Instruction Pointer		

Euclid on the i386

```
god:  pushl %ebp
      movl %esp, %ebp
      pushl %ebx
      movl 8(%ebp), %eax
      movl 12(%ebp), %ecx
      jmp .L6
.L4:  movl %ecx, %eax
      movl %ebx, %ecx
.L6:  cld
      idivl %ecx
      movl %edx, %ebx
      testl %edx, %edx
      jne .L4
      movl %ecx, %eax
      movl -4(%ebp), %ebx
      leave
      ret
```

SPARC Programmer's Model




Processors, FPGAs, and ASICs - p. 197

SPARC Register Windows

The output registers of the calling procedure become the inputs to the called procedure

The global registers remain unchanged

The local registers are not visible across procedures



Processors, FPGAs, and ASICs - p. 207


Euclid on the SPARC

```

gcd:
    save %sp, -112, %sp
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
    mov %i0, %o1
    b .LL3
    mov %i1, %i0
.LL5:
    mov %o0, %i0
.LL3:
    mov %o1, %o0
    call .rem, 0
    mov %i0, %o1
    cmp %o0, 0
    bne .LL5
    mov %i0, %o1
    ret
    restore
    
```


Processors, FPGAs, and ASICs - p. 217

Motorola DSP56301




Processors, FPGAs, and ASICs - p. 227

DSP 56000 Programmer's Model




Processors, FPGAs, and ASICs - p. 237

Motorola DSP56301 ALU



Processors, FPGAs, and ASICs - p. 247

Motorola DSP56301 AGU



FIR Filter in 56000


```

move #samples, r0
move #coeffs, r4
move #n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a x:(r0)+, x0 y:(r4)+, y0

rep #n-1
mac x0,y0,a x:(r0)+, x0 y:(r4)+, y0

macr x0,y0,a (r0)-
movep a, y:output
    
```

TI TMS320C6000 VLIW DSP



FIR in One 'C6 Assembly Instruction


```

FIRLOOP:
    LDH .D1 *A1++, A2 ; Fetch next sample
    LDH .D2 *B1++, B2 ; Fetch next coeff.
    [B0] SUB .L2 B0, 1, B0 ; Decrement count
    [B0] B .S2 FIRLOOP ; Branch if non-zero
    MPY .M1X A2, B2, A3 ; Sample x Coeff.
    ADD .L1 A4, A3, A4 ; Accumulate result
    
```

Load a halfword (16 bits)
Do this on unit D1

Use the cross path
Predicated instruction (only if B0 non-zero)
Run these instruction in parallel

AX88796 Ethernet Controller




Ethernet Controller Registers

PAGE 0 (PS1=0, PS0=0)

OFFSET	READ	WRITE
00H	Command Register (CR)	Command Register (CR)
01H	Page Start Register (PSTART)	Page Start Register (PSTART)
02H	Page Stop Register (PSTOP)	Page Stop Register (PSTOP)
03H	Boundary Pointer (BNRY)	Boundary Pointer (BNRY)
04H	Transmit Status Register (TSR)	Transmit Page Start Address (TPSR)
05H	Number of Collisions Register (NCR)	Transmit Byte Count Register 0 (TBCR0)
06H	Current Page Register (CPR)	Transmit Byte Count Register 1 (TBCR1)
07H	Interrupt Status Register (ISR)	Interrupt Status Register (ISR)
08H	Current Remote DMA Address 0 (CRDA0)	Remote Start Address Register 0 (RSAR0)
09H	Current Remote DMA Address 1 (CRDA1)	Remote Start Address Register 1 (RSAR1)
0AH	Reserved	Remote Byte Count 0 (RBCR0)
0BH	Reserved	Remote Byte Count 1 (RBCR1)
0CH	Receive Status Register (RSR)	Receive Configuration Register (RCR)

Philips SAA7114H Video Decoder



SAA7114H Registers, page 1 of 7 (!)

REGISTER FUNCTION	SUB ADDR (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Chip vendor register 00H	00	E0D	E0D	E0D	E0D	-	-	-	-
Video decoder register 01H	01	-	-	-	-	-	-	-	-
Decoder register 04H	04	F5E1	F5E0	G0L1	G0L0	W0FF	H0L0	G0R0	G0B0
Decoder register 05H	05	G0R1	G0R0	G0B1	G0B0	G0R1	G0R0	G0B1	G0B0
Decoder register 06H	06	G0R2	G0R1	G0B2	G0B1	G0R2	G0R1	G0B2	G0B1
Decoder register 07H	07	H0S7	H0S6	H0S5	H0S4	H0S3	H0S2	H0S1	H0S0
Decoder register 08H	08	A0D	F0E1	F0E0	F0E1	H0C0	M0L	V0C0	M0R0
Decoder register 09H	09	D0S0	D0S1	D0S2	D0S3	D0S4	D0S5	D0S6	D0S7
Decoder register 0AH	0A	D0S8	D0S9	D0S10	D0S11	D0S12	D0S13	D0S14	D0S15
Decoder register 0BH	0B	D0S16	D0S17	D0S18	D0S19	D0S20	D0S21	D0S22	D0S23
Decoder register 0CH	0C	D0S24	D0S25	D0S26	D0S27	D0S28	D0S29	D0S30	D0S31
Decoder register 0DH	0D	H0E27	H0E26	H0E25	H0E24	H0E23	H0E22	H0E21	H0E20
Decoder register 0EH	0E	C0T0	C0T1	C0T2	C0T3	C0T4	C0T5	C0T6	C0T7
Decoder register 0FH	0F	A0S0	C0R0	C0R1	C0R2	C0R3	C0R4	C0R5	C0R6
Decoder register 10H	10	C0R7	C0R8	C0R9	C0R10	C0R11	C0R12	C0R13	C0R14
Decoder register 11H	11	C0R15	C0R16	C0R17	C0R18	C0R19	C0R20	C0R21	C0R22
Decoder register 12H	12	F0S0	F0S1	F0S2	F0S3	F0S4	F0S5	F0S6	F0S7
Decoder register 13H	13	F0S8	F0S9	F0S10	F0S11	F0S12	F0S13	F0S14	F0S15
Decoder register 14H	14	F0S16	F0S17	F0S18	F0S19	F0S20	F0S21	F0S22	F0S23
Decoder register 15H	15	C0M0	L0C0	A0K0	A0K1	A0K2	A0K3	A0K4	A0K5
Decoder register 16H	16	V0S0	V0S1	V0S2	V0S3	V0S4	V0S5	V0S6	V0S7
Decoder register 17H	17	L0C6	L0C5	0	0	0	0	V0S8	V0S9

Fixed-function: The 7400 series

