


Processors, FPGAs, and ASICs

Prof. Stephen A. Edwards
sedwards@cs.columbia.edu

Columbia University
Spring 2008


Processors, FPGAs, and ASICs - p.

Spectrum of IC choices




Processors, FPGAs, and ASICs - p.

NMOS Transistor Cross Section




Processors, FPGAs, and ASICs - p.

Inverter Transistors and Layout




Processors, FPGAs, and ASICs - p.

NAND Gate Transistors and Layout




Processors, FPGAs, and ASICs - p.

Full-custom ICs




Processors, FPGAs, and ASICs - p.

Standard Cell ASICs




Processors, FPGAs, and ASICs - p.

Standard Cell ASICs




Processors, FPGAs, and ASICs - p.

Channeled Gate Arrays




Processors, FPGAs, and ASICs - p.

Channeled Gate Arrays




Processors, FPGAs, and ASICs - p. 1

Sea-of-Gates Gate Arrays





Processors, FPGAs, and ASICs - p. 1

FPGAs: Floorplan




Processors, FPGAs, and ASICs - p. 1

FPGAs: Routing




Processors, FPGAs, and ASICs - p. 1

FPGAs: CLB



Processors, FPGAs, and ASICs - p. 1

PLAs/CPLDs: The 22v10



Processors, FPGAs, and ASICs - p. 1

Example: Euclid's Algorithm

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```

Processors, FPGAs, and ASICs - p. 1

i386 Programmer's Model

31	0	15	0
eax	Mostly	cs	Code segment
ebx	General-	ds	Data segment
ecx	Purpose-	ss	Stack segment
edx	Registers	es	Extra segment
esi	Source index	fs	Data segment
edi	Destination index	gs	Data segment
ebp	Base pointer		
esp	Stack pointer		
eflags	Status word		
eip	Instruction Pointer		


Processors, FPGAs, and ASICs - p. 1

Euclid on the i386

```
god:  pushl %ebp
      movl %esp,%ebp
      pushl %ebx
      movl 8(%ebp),%eax
      movl 12(%ebp),%ecx
      jmp .L6
.L4:  movl %ecx,%eax
      movl %ebx,%ecx
.L6:  cld
      idivl %ecx
      movl %edx,%ebx
      testl %edx,%edx
      jne .L4
      movl %ecx,%eax
      movl -4(%ebp),%ebx
      leave
      ret
```

Processors, FPGAs, and ASICs - p. 1

SPARC Programmer's Model




Processors, FPGAs, and ASICs - p. 1

SPARC Register Windows

The output registers of the calling procedure become the inputs to the called procedure

The global registers remain unchanged

The local registers are not visible across procedures



Processors, FPGAs, and ASICs - p. 2


Euclid on the SPARC

```

gcd:
save %sp, -112, %sp
mov %i0, %o1
b .LL3
mov %i1, %i0
mov %i0, %o1
b .LL3
mov %i1, %i0
.LL5:
mov %o0, %i0
.LL3:
mov %o1, %o0
call .rem, 0
mov %i0, %o1
cmp %o0, 0
bne .LL5
mov %i0, %o1
ret
restore
    
```


Processors, FPGAs, and ASICs - p. 2

Motorola DSP56301




Processors, FPGAs, and ASICs - p. 2

DSP 56000 Programmer's Model




Processors, FPGAs, and ASICs - p. 2

Motorola DSP56301 ALU



Processors, FPGAs, and ASICs - p. 2

Motorola DSP56301 AGU



Processors, FPGAs, and ASICs - p. 2

FIR Filter in 56000

```


move #samples, r0
move #coeffs, r4
move #n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a x:(r0)+, x0 y:(r4)+, y0

rep #n-1
mac x0,y0,a x:(r0)+, x0 y:(r4)+, y0

macr x0,y0,a (r0)-
movep a, y:output
    
```

Processors, FPGAs, and ASICs - p. 2

TI TMS320C6000 VLIW DSP



Processors, FPGAs, and ASICs - p. 2


FIR in One 'C6 Assembly Instruction

```

    LDH .D1 *A1++, A2 ; Fetch next sample
    LDH .D2 *B1++, B2 ; Fetch next coeff.
    [B0] SUB .L2 B0, 1, B0 ; Decrement count
    [B0] B .S2 FIRLOOP ; Branch if non-zero
    MPY .M1X A2, B2, A3 ; Sample x Coeff.
    ADD .L1 A4, A3, A4 ; Accumulate result
  
```

Load a halfword (16 bits)
 Do this on unit D1
 Use the cross path
 Predicated instruction (only if B0 non-zero)
 Run these instruction in parallel

AX88796 Ethernet Controller




Ethernet Controller Registers

PAGE 0 (PS1=0, PS0=0)

OFFSET	READ	WRITE
00H	Command Register (CR)	Command Register
01H	Page Start Register (PSTART)	Page Start Register (PSTART)
02H	Page Stop Register (PSTOP)	Page Stop Register (PSTOP)
03H	Boundary Pointer (BNRY)	Boundary Pointer (BNRY)
04H	Transmit Status Register (TSR)	Transmit Page Start Address (TPSR)
05H	Number of Collisions Register (NCR)	Transmit Byte Count Register 0 (TBCR0)
06H	Current Page Register (CPR)	Transmit Byte Count Register 1 (TBCR1)
07H	Interrupt Status Register (ISR)	Interrupt Status Register (ISR)
08H	Current Remote DMA Address 0 (CRDA0)	Remote Start Address Register 0 (RSAR0)
09H	Current Remote DMA Address 1 (CRDA1)	Remote Start Address Register 1 (RSAR1)
0AH	Reserved	Remote Byte Count 0 (RBCR0)
0BH	Reserved	Remote Byte Count 1 (RBCR1)
0CH	Receive Status Register (RSR)	Receive Configuration Register (RCR)

Philips SAA7114H Video Decoder



SAA7114H Registers, page 1 of 7 (!)

REGISTER/FUNCTION	SUB ADDR (HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Chip version register 00H	00	100?	103?	100?	100?	-	-	-	-
Chip version (read only)	00	100?	103?	100?	100?	-	-	-	-
Video decoder registers 01H to 0FH									
Horizontal sync delay	01	0?	0?	0?	0?	10E5?	10E2?	10E1?	10E0?
Chroma control 1	02	00E1?	00E0?	00E4?	00E0?	10E5?	10E2?	10E1?	10E0?
Chroma control 2	03	0?	10F5?	10E5?	10F5?	10F5?	10F5?	10F5?	10F5?
Chroma control 3	04	0A0?	0A1?	0A2?	0A3?	0A4?	0A5?	0A6?	0A7?
Chroma control 4	05	0A0?	0A1?	0A2?	0A3?	0A4?	0A5?	0A6?	0A7?
Decoder sync registers 0AH to 0FH									
Horizontal sync start	0A	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Horizontal sync stop	0B	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Sync control	0C	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Luminance control	0D	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Luminance brightness control	0E	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Luminance contrast control	0F	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Chrominance saturation control	10	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Chrominance hue control	11	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Chrominance control 1	12	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Chrominance gain control	13	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Chrominance control 2	14	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Modulation control	15	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Filter control	16	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Filter port control	17	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Anti-aliasing control	18	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Vertical sync control	19	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Vertical sync stop	1A	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?
Discontinuous GATE MEMs	1B	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?	0E0?

Fixed-function: The 7400 series

