

HL-HDL (High-Level Hardware Description Language)

Project Report

COMS W4115 PLT

Spring 2014

Woon G. Lee (wgl2107)

June 9, 2014

Table of Contents

1.	Introduction.....	4
2.	Tutorial.....	4
2.1	Input file	4
2.2	Execution	5
2.3	Output files	6
2.4	Example	6
3.	Reference Manual	11
3.1	Grammar Notation	11
3.2	Lexical Conventions	11
3.3	Data Types	13
3.4	Expressions	14
3.5	Statements.....	15
3.6	Functions	15
4.	Project Plan.....	18
4.1	Project execution steps.....	18
4.2	Project timeline	19
4.3	Tools used for the project.....	19
5.	Architectural Design	20
5.1	Block Diagram.....	20
5.2	Interface between components in the block diagram	21
6.	Test Plan.....	23
6.1	Test Environment	23
6.2	Representative source programs and the generated targets	23
6.3	Test Suites	46

7.	Lessons Learned	47
	7.1 Importance of specification.....	47
	7.2 Understanding of the Implementation Language.....	47
	7.3 Time Management	47
8.	References.....	48
9.	Appendix.....	49

1. Introduction

There are two major HDLs (Hardware Description Languages), VHDL and Verilog, mostly used to describe the hardware behaviors. They can define signal types, components, functions, and procedures using their own syntax. Then, the program is compiled and synthesized by HDL compilers supported by multiple companies such as Altera, Xilinx, Mentor Graphics and so on. HDL designers should describe all the details using HDLs which are sometimes tedious tasks. When the designer plans hierarchical design, it often starts with top-level block diagram, then each block is filled up by writing HDL codes and that is when the designer can verify the whole design. In other words, the designer has to implement the design with HDL only from top to all the way down to bottom layer. HL-HDL is designed to support the VHDL implementation of the design engineer's concepts easily without direct VHDL coding. It can support basic building blocks such as buffer, latch, multiplexer, divider, state machine using pre-defined keywords. By doing so, the hardware design engineer does not need to set up the VHDL coding structure but simply implement the design block using HL-HDL, then it will be implemented into VHDL source code by HL-HDL compiler. As stated, the output of the HL-HDL compiler would be the VHDL source files which can be applied to the existing VHDL compiler. In this project, the output will be compiled and simulated using Modelsim-Altera and verified.

2. Tutorial

HL-HDL takes an input file which is composed of global signals/constants, user-defined functions, and main function, then generates two output files in VHDL format. One has top-level VHDL code from main function and the other contains package declaration from global signals/constants and user-defined functions.

2.1 Input file

HL-HDL takes one input file which has one or more functions and optional global variables. Among functions in the input file, one main function with the keyword "main" should be included and other functions are indicated as user-defined ones by the keyword "func". Global variables are declared as constant or signal with optional initial value assigned. The input file layout shows as follows.

```
/* comments can be added in the same fashion as C language */  
  
/* Global constants and signals declared */
```

```

constant const1[7:0] := 0x5A;

signal global_sig1;

/* user defined function(s) */

func user1( /* formals declaration */ )
{
    /* local variables declaration */

    /* Statements */
}

func user2( /* formals declaration */ )
{
    /* local variables declaration */

    /* Statements */
}

/* main function */

main foo( /* formals declaration */ )
{
    /* local variables declaration */

    /* Statements */
}

```

2.2 Execution

Once the input file is complete, it is translated into multiple VHDL files by running the following command. It is not required but recommended using “.hhl” extension for the input filename to clearly show it is input file for HL-HDL.

```

/* -c option for compilation of the source file */

> /HL-HDL root directory/hl-hdl -c <input filename>

/* -t option for test bench VHDL code generation */

```

```
> /HL-HDL root directory/hl-hdl -t <input filename>
```

2.3 Output files

There are two VHDL files generated by compilation, <input filename>_top.vhd and <input filename>_defs.vhd.

filename	Description
<input filename>_top.vhd	Top-level entity generated from main function in the input file.
<input filename>_defs.vhd	VHDL package file which includes constants and signal declaration from global variables in the input file, component declaration and its entity with architecture from user-defined functions in the input file.

As an option, if -t command is executed, test bench VHDL file is generated. The test bench file has basic template as a helper file in case the user wants to create a test bench for simulation.

filename	Description
<input filename>_top_tbframe.vhd	Test bench VHDL file for the Top-level entity. It has library use clause and top-level component declaration with its instantiation.

2.4 Example

The following example program shows address decoder which takes two-bit address and generates 4-bit read strobe and 4-bit write strobe based on the control inputs such as chip select, out enable, and write enable. It is constructed as a user-defined function and called from the main function. The following shows input file called “test5.hhl”.

```
/* two-bit addr is decoded into four strobes using chip select, out enable, write enable */  
func addr_decode(insig rst, insig cs, insig oe, insig we, insig addr[1:0],  
                outsig rd_strobe[3:0], outsig wr_strobe[3:0])  
{  
    signal rd_str;  
    signal wr_str;  
    signal strobe[3:0];  
  
    rd_str = cs and oe;  
    wr_str = cs and we;  
  
    rst_cond: if (rst == 0b1) then
```

```

    {
        rd_strobe = 0x0;
        wr_strobe = 0x0;
    }
    else
    {
        if (addr == 0b00) then {
            rd_strobe[0] = rd_str;
            rd_strobe[3:1] = 0b000;
            wr_strobe[0] = wr_str;
            wr_strobe[3:1] = 0b000; }
        else if (addr == 0b01) then {
            rd_strobe[0] = 0b0;
            rd_strobe[1] = rd_str;
            rd_strobe[3:2] = 0b00;
            wr_strobe[0] = 0b0;
            wr_strobe[1] = wr_str;
            wr_strobe[3:2] = 0b00; }
        else if (addr == 0b10) then {
            rd_strobe[1:0] = 0b00;
            rd_strobe[2] = rd_str;
            rd_strobe[3] = 0b0;
            wr_strobe[1:0] = 0b00;
            wr_strobe[2] = wr_str;
            wr_strobe[3] = 0b0; }
        else {
            rd_strobe[2:0] = 0b000;
            rd_strobe[3] = rd_str;
            wr_strobe[2:0] = 0b000;
            wr_strobe[3] = wr_str; }
    }
}

main test5(insig rst, insig csn, insig oen, insig wrn, insig addr[7:0],
           outsig rd_str[3:0], outsig wr_str[3:0])
{
    signal chip_sel;
    signal rd_en;
    signal wr_en;

    /* invert active-low input signals to active-high ones */
    chip_sel = inv(csn);
    rd_en = inv(oen);
    wr_en = inv(wrn);

    /* call address decoder with partial address addr[1:0] */
    inst_addr_decode: addr_decode(rst, chip_sel, rd_en, wr_en, addr[1:0], rd_str, wr_str);
}

```

The first two output files with `-c` compilation option are shown as below. `Test5_top.vhd` is the main entity and `test5_defs.vhd` is the package code.

<pre> Filename: test5_top.vhd library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use work.globals.all; </pre>
--

```

use work.lib_comp.all;

ENTITY test5_top is
port (
    rst : in  std_logic;
    csn : in  std_logic;
    oen : in  std_logic;
    wrn : in  std_logic;
    addr : in std_logic_vector(7 downto 0);
    rd_str : out std_logic_vector(3 downto 0);
    wr_str : out std_logic_vector(3 downto 0)
);
end test5_top;

architecture RTL of test5_top is
    signal chip_sel : std_logic;
    signal rd_en : std_logic;
    signal wr_en : std_logic;
begin
    chip_sel <= NOT csn;
    rd_en <= NOT oen;
    wr_en <= NOT wrn;
    inst_addr_decode_addr_decode : addr_decode port map (
        rst => rst,
        cs => chip_sel,
        oe => rd_en,
        we => wr_en,
        addr => addr(1 downto 0),
        rd_strobe => rd_str,
        wr_strobe => wr_str
    );
end RTL;

```

```

Filename: test5_defs.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

package globals is
-- Constants and global signals declaration
-- Components declaration
component addr_decode is
port (
    rst : in  std_logic;
    cs : in  std_logic;
    oe : in  std_logic;
    we : in  std_logic;
    addr : in std_logic_vector(1 downto 0);
    rd_strobe : out std_logic_vector(3 downto 0);
    wr_strobe : out std_logic_vector(3 downto 0)
);
end component addr_decode;

end globals;

```



```

-- Entities and architectures of the components
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY addr_decode is
port (
    rst : in  std_logic;
    cs : in  std_logic;
    oe : in  std_logic;
    we : in  std_logic;
    addr : in std_logic_vector(1 downto 0);
    rd_strobe : out std_logic_vector(3 downto 0);
    wr_strobe : out std_logic_vector(3 downto 0)
);
end addr_decode;

architecture RTL of addr_decode is
    signal rd_str : std_logic;
    signal wr_str : std_logic;
    signal strobe : std_logic_vector(3 downto 0);
begin
    rd_str <= cs AND oe;
    wr_str <= cs AND we;

    proc_rst_cond : process (all)
    begin
        if rst = '1' then
            rd_strobe <= x"0";
            wr_strobe <= x"0";
        else
            if addr = "00" then
                rd_strobe(0) <= rd_str;
                rd_strobe(3 downto 1) <= "000";
                wr_strobe(0) <= wr_str;
                wr_strobe(3 downto 1) <= "000";
            else
                if addr = "01" then
                    rd_strobe(0) <= '0';
                    rd_strobe(1) <= rd_str;
                    rd_strobe(3 downto 2) <= "00";
                    wr_strobe(0) <= '0';
                    wr_strobe(1) <= wr_str;
                    wr_strobe(3 downto 2) <= "00";
                else
                    if addr = "10" then
                        rd_strobe(1 downto 0) <= "00";
                        rd_strobe(2) <= rd_str;
                        rd_strobe(3) <= '0';
                        wr_strobe(1 downto 0) <= "00";
                        wr_strobe(2) <= wr_str;
                        wr_strobe(3) <= '0';
                    else
                        rd_strobe(2 downto 0) <= "000";
                        rd_strobe(3) <= rd_str;
                        wr_strobe(2 downto 0) <= "000";
                        wr_strobe(3) <= wr_str;
                    end if;
                end if;
            end if;
        end if;
    end if;
end architecture RTL;

```

```

        end process;

end RTL;

configuration CFG_addr_decode of addr_decode is
    for RTL
        end for;
end CFG_addr_decode;

```

The following file shows optional test bench template by the compilation with `-t` option. User needs to fill up the rest of the code from this template since it is kind of user helper output.

```

Filename: test5_top_tbframe.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY test5_top_tb is
end ENTITY test5_top_tb;

ARCHITECTURE behavioral of test5_top_tb is

COMPONENT test5_top is
port (
    rst : in std_logic;
    csn : in std_logic;
    oen : in std_logic;
    wrn : in std_logic;
    addr : in std_logic_vector(7 downto 0);
    rd_str : out std_logic_vector(3 downto 0);
    wr_str : out std_logic_vector(3 downto 0)
);
end COMPONENT;

    signal rst : std_logic;
    signal csn : std_logic;
    signal oen : std_logic;
    signal wrn : std_logic;
    signal addr : std_logic_vector(7 downto 0);
    signal rd_str : std_logic_vector(3 downto 0);
    signal wr_str : std_logic_vector(3 downto 0);

begin

inst_test5_top : test5_top
    port map(
        rst => rst,
        csn => csn,
        oen => oen,
        wrn => wrn,
        addr => addr,
        rd_str => rd_str,
        wr_str => wr_str

```

```
);  
  
end;
```

3. Reference Manual

3.1 Grammar Notation

Regular expression notation is used in this document. ‘s*’ denotes that it has zero or more s’s, ‘s+’ that it has at least one s, (s|r) that s or r could be, (s & r) that s and r are concatenated, where parentheses are used to group the symbols.

3.2 Lexical Conventions

A program is contained in a single file, which has a sequence of tokens to be processed.

3.2.1 Line Terminator

Semi-colon character (;) is used as line terminator.

3.2.2 Comments

C-like comment is supported. Comment begins with characters “/*” and ends with “*/”. Any sequence of characters except for “*/” can be used between these two character combinations.

3.2.3 Tokens

There are five kinds of tokens: Identifiers, keywords, constants, expression operators, and separators. White spaces such as spaces, tabs, newlines, and carriage returns are used to delineate tokens.

3.2.4 Identifiers

An identifier is a sequence of alphanumeric characters which must begin with letter and/or can be followed by numbers. Underscore (‘_’) is considered as a letter and bus identifier must have parenthesized number range at the end. Identifier is not case-sensitive whose length is limited to 16.

letter = [‘a’-‘z’ ‘A’-‘Z’]

digit = [‘0’-‘9’]

identifier = letter (letter | digit | ‘_’)*

3.2.5 Keywords

The following keywords are reserved for use as keywords and may not be used otherwise.

insig	outsig	iosig	constant
signal	and	or	inv
buf	lat	mux	func
if	then	else	main

3.2.6 Constants

There are three kinds of constants as follows:

3.2.6.1 Integer constants

An integer constant is a sequence of digits.

Integer constant: (digit)+

3.2.6.2 Binary constants

A binary constant is a sequence of binary digits '0' or '1', which could be single or multiple digits. A prefix '0b' is required.

Binary constant: "0b" ('0'|'1')+

For example, '0' or '1' is a single digit binary constant for a signal type and "0011", "1010" are 4-digit binary constants for a bus type.

3.2.6.3 Hexadecimal constants

A hexadecimal constant is a sequence of hexadecimal digits, '0' ~ '9', 'A' ~ 'F'. A prefix '0x' is required.

hexdigit = ['0'-'9' 'a'-'f' 'A'-'F']

Hexadecimal constant: "0x" hexdigit +

For example, 0x1FC is a valid hexadecimal constant.

3.2.7 Expression Operators

=	:	signal or bus assignment
AND	:	logical AND for signals or buses
OR	:	logical OR for signals or buses
INV	:	invert signal or bus
==	:	logical comparator (equal to) for signals or buses

`!=` : logical comparator (not equal to) for signals or buses

3.2.8 Separators

The following ASC II characters are used as separators:

`;` : line terminator
`[_:.]` : bus range specifier
`{ }` : main or user function definition
`,` : argument separator

3.3 Data Types

3.3.1 Primitive data types

The following primitive data types are supported in HL-HDL.

3.3.1.1 Integer

An integer type is used to define integral value to the identifier.

3.3.1.2 Signal

A signal type is used to define binary value to the single-bit identifier or multi-digit binary / hexadecimal value to the multiple-bit identifier.

```
e.g. foo = 0b1;           /* single-bit binary number */  
foo[7:0] = 0b11010011; /* 8-bit binary number */  
foo[7:0] = 0x5A;        /* 8-bit hexadecimal number */
```

3.3.2 Literals

3.3.2.1 Integer Literals

Integer literal is a sequence of digits and defined as follows:

```
integer = (digit)+
```

3.3.2.2 Binary Literals

Single-bit signal literal is a single binary digit or a sequence of binary digits and defined as follows:

```
Binary = "0b"('0'|'1')+
```

3.3.2.3 Hexadecimal Literals

Hexadecimal literal is a sequence of hexadecimal digits defined as follows:

$$\text{hex} = ['0' - '9']^* 'a' - 'f' 'A' - 'F'$$
$$\text{Hexadecimal} = "0" (\text{hex})^+$$

3.4 Expressions

Expressions are evaluated in the order as follows. Also, left- or right-associativity is specified in each subsection.

3.4.1 Primary expressions

Primary expressions have left-to-right associativity.

3.4.1.1 Identifier

An identifier is a primary expression whose type must be properly declared.

3.4.1.2 Constant

An integer, binary, or hexadecimal constant is a primary expression. Its type is integer, signal, and bus, respectively.

3.4.1.3 (*expression*)

A parenthesized expression is a primary expression and its type and value are identical to those of “*expression*”.

3.4.2 $expression_1 (expression_2)$

Expression followed by an expression is a part of whole bus signals, where $expression_1$ is bus identifier and $expression_2$ is in the range of the bus space.

3.4.3 Logical Expressions

The following are the logical expressions and the first two have left-to-right and the last does right-to-left associativity.

$$expression_1 \text{ and } expression_2 \quad : \quad \text{logical AND}$$
$$expression_1 \text{ or } expression_2 \quad : \quad \text{logical OR}$$
$$\text{inv} (expression) \quad : \quad \text{logical NOT}$$

3.4.4 Numerical Expressions

The following numerical expressions have left-to-right associativity.

$$expression_1 == expression_2 \quad : \quad \text{equal to}$$

$expression_1 \neq expression_2$: not equal to

3.4.5 Assignment Expressions

An assignment expression has right-to-left associativity.

$expression_1 = expression_2$

3.4.6 Operator precedence

Precedence	Operator type	Operators	Associativity
1	primary	()	Left-to-right
2	unary	NOT	Right-to-left
3	binary	AND, OR	Left-to-right
4	numerical	==, !=	Left-to-right
5	assignment	=	Right-to-left

3.5 Statements

Statements are executed in sequence.

3.5.1 Expression statement

Most expression statements have the form as follows:

$expression ;$

3.5.2 IF statement

If statement is a conditional statement which has two forms as follows:

$optional\ identifier : if (expression) then statement ;$

$optional\ identifier : if (expression) then statement else statement ;$

In both cases, expression is evaluated first and if it is true, the first statement is executed. However, in the second case, if it is not true, the second statement is executed.

An identifier is required for outer-most if statement for easier translation to VHDL format.

3.6 Functions

There are a couple of generic functions provided in HL-HDL, which are the most generic functional block used in VHDL. Otherwise, user-defined function can be declared and called. User-defined function can be declared

anywhere in the program.. In regard to mapping to VHDL implementation, it is mapped to “component” declaration in the VHDL package file.

3.6.1 Generic functions (built-in functions)

The following functions are provided in HL-HDL.

Function_identifier (*parameter list*)

3.6.1.1 BUF function

buf (*expression*): *expression* is either single or multiple-bit signal and a buffer is added, whose output is the same type as input expression.

e.g. A = buf(B);

3.6.1.2 INV function

inv (*expression*): *expression* is either single or multiple-bit signal and a inverter is added, whose output is the same type as input expression.

e.g. A = inv(B);

3.6.1.3 LAT function

lat(*reset_identifier, clock_identifier, list of expression*): “reset_identifier” is reset input source to reset the output of the latch, “clock_identifier” is a clock source for the latch and the list of expressions has input expression to the latch and the output out of the latch.. Function instantiation identifier is required at the beginning of the call.

e.g. *latch_inst1*: lat(rst, clk, LAT_in, LAT_out);

3.6.1.4 4-to-1 MUX function

mux(*output_identifier, mux_enable_identifier, SELECT_expression, list of expressions*): “output identifier” is the output assigned out of four inputs. “mux_enable_identifier” is the output enable input which enables the mux output. When the mux is disabled, its output is tri-stated. “SELECT_expression” is two-bit input to select one out of four inputs to the mux output. The list of expressions is the 4 inputs to the mux..

e.g. *mux_inst1* : mux (mux_output, mux_enable, mux_out_select, mux_input0, , mux_input1, , mux_input2, mux_input3);

3.6.2 User-defined function

User-defined function can be declared with a keyword func followed by list of formal parameters in parentheses

and statements in { }.

```
func identifier (expressions, ... , expressions)  
{  
    Statements  
}
```

This corresponds to a COMPONENT declaration in VHDL. It can be instantiated by calling with function instantiation identifier in main function.

3.6.3 main function

Main function can be declared with a keyword main followed by a list of formal parameters in parentheses and statements in { }. Main functions constructs top-level entity in VHDL.

```
main identifier (expressions, ... , expressions)  
{  
    Statements  
}
```

4. Project Plan

The project plan for the HL-HDL compiler design was to set up the steps and execute them.

4.1 Project execution steps

At project planning stage, the following steps were set up. Even after one stage was complete, it did not mean that the corresponding task, mostly coding task, did not freeze, but had to be revisited whenever a bug was found or new feature had to be added.

- **Project Specification:** After the research for what is appropriate for this project and based on my experience as a hardware engineer, a language to generate VHDL file were chosen. Main purpose of the language was to help a hardware designer generate VHDL code from the plain c-style input code. Due to the time limit on this project, a minimal set of expressions and statements were picked, which was the major input for the project proposal and the initial draft of the language reference manual.
- **Scanner design:** Tokens were defined based on the project specification and coded into the scanner. The initial scanner was tested using simple print function similar to wordcount.ml shown in class homework 1.
- **AST and Parser design:** All the data types, expressions, and statement structures were coded into ast.ml and parser.mly as specified. A pretty printer were implemented in ast.ml as helper functions for debug purpose, which is also added to an option for the compiler (“-a” option).
- **Translator design:** global variables and a list of functions were used as the inputs to the translator. Each part was decomposed to signals/components in VHDL package and main entity in top-level VHDL code, respectively. Basic VHDL code structure such as library use clause was added to the output files. For verification purpose, a sort of helper function was added to generate test bench template for the top-level entity, so that the user can add their own test bench procedure easily.
- **Test program design:** Test codes for typical usage of the language, a couple of simple code with

more complicated multi-function code were generated. In order to verify the behavior of the generated VHDL code, the Modelsim-Altera functional VHDL simulator was chosen as major simulation tool, since it is easy to get, good for small size simulation, and also free software.

- *Final Project Report*

4.2 Project timeline

Period	Description for the tasks
Week 1 ~ Week 4	Research for the project and proposal
Week 5 ~ Week 8	Initial draft of the scanner (scanner.mll) was coded and LRM (Language Reference Manual) submitted.
Week 9 ~ Week 12	AST (ast.ml) and Parser (parser.mly) coded and tested with “pretty printer” included in ast.ml as helper function. Initial main program (hlhdl.ml) was also coded.
Week 13 ~ Week 15	Translator (translate.ml) designed and the generated VHDL files from the source file was compiled and simulated with Modelsim-Altera VHDL simulator.
Week 16	Final project report.

4.3 Tools used for the project


The following tools were used for the development and testing.

- *Notepad++*: main editing tool
- *OCAML*: compiler language
- *OcamlWin*: supplementary ocaml command test
- *Cygwin 64-bit terminal*: terminal for compiling ocaml source code and execution
- *Modelsim-Altera*: main VHDL simulation tool

5. Architectural Design

5.1 Block Diagram

HL-HDL is composed of the following components shown in the picture below. HHL input file is taken as an input, then outputs three VHDL files and one text file based on the compilation options. AST (ast.ml) provides helper functions for pretty printer in translator as well as syntax tree itself. Interface between components is described in more detail in the following section.



5.2 Interface between components in the block diagram

5.2.1 Scanner

Scanner takes HHL input file in text format as an input and generates tokens based on the rules set up in scanner.mll, which is passed to Parser.

5.2.2 Parser

Parser takes tokens from the Scanner and builds an AST based on the parsing rules set up in parser.mly. The output is not semantically checked AST, which is covered in Translator.

5.2.3 Translator

Translator takes AST from the Parser and process the input list such as global variable and function list in the following way, and generates output string for the main HLHDL. HLHDL uses one of the following strings to generate the output file.

(i) Global variables and User-defined functions

Global variables declared in hhl input file are the first part of package called “globals” in the <filename>_defs.vhd. A header string for VHDL library and use clause is added to the beginning of the file, too.

User defined function is used to create a string that contains component declaration and the entity with its architecture body. Typical VHDL libraries are also added to each entity to the beginning of the entity. This portion of string is also the second part of <filename>_defs.vhd.

(ii) Main function

A top-level entity and its architecture is generated from the main function with the same VHDL libraries used for package file above. This string is used for top-level vhd file, <filename>_top.vhd

(iii) Test bench template

VHDL simulation is the most popular way to verify the behavior of the entity generated and requires a test bench. A header, top-level component declaration, and its instantiation are easily collected from the string above, which forms a string for the test bench for top-level entity.

(iv) Pretty printer

Pretty printer simply prints out a string that is close to the input file format just for debug purpose.

Usually, this string can be used at the early stage for the verification of the scanner or when new tokens are added.

5.2.4 HLHDL


HLHDL calls one of the translate functions to let it create a string shown in 5.2.3 and write it to the appropriate filename. It creates a file, <filename>_top.vhd from the main function string, <filename>_defs.vhd from the global variables and user-defined functions, <filename>_tbframe.vhd from part of main function string, and <filename>.ast from AST.

6. Test Plan

In order to verify the generated target program works as designed, a VHDL functional simulation tool, Modelsim-Altera, was chosen. There are a couple of test programs generated to test the language features and the output was verified using the simulation tool.

6.1 Test Environment

Two output files, top-level entity and the package file, are fed into the Modelsim-Altera as input VHDL source files with a test bench source file modified from the test bench template. In addition, a library file “lib_comps.vhd” is provided for simulation. The library file contains two built-in functions such as latch and 4-to-1 mux. One weak point with this tool is, automated testing is not supported due to the tool usage limit.



6.2 Representative source programs and the generated targets

6.2.1 Global constant and main function with built-in function

In this test source program, a couple of global constants were declared which is used in main function. Eight 8-bit data (data_in1[7:0] ~ data_in8[7:0]) are declared as global constants, and one of first 4 data is selected by the first 4-to-1 mux and the other from the rest by the second 4-to-1 mux based on two-bit address bus in the main function.

Filename: test4.hhl

COMS W4115 PLT - 2014 Spring Term Project HL-HDL compiler: translate.ml Woon Lee (wgl2107)
test4.hhl: test case 4 - global constant declaration test based on test case 3

```

- constants declared are used for 8-to-1 mux input
*****/

constant data_in1[7:0] := 0x80;
constant data_in2[7:0] := 0x85;
constant data_in3[7:0] := 0x8A;
constant data_in4[7:0] := 0x8F;
constant data_in5[7:0] := 0xC0;
constant data_in6[7:0] := 0xC5;
constant data_in7[7:0] := 0xCA;
constant data_in8[7:0] := 0xCF;

main test4(insic clk, insig rst, insig strobe1, insig strobe2, insig addr[2:0], outsig data_out[7:0])
{
    signal mux1_en;
    signal mux2_en;

    mux_ctrl: if (rst == 0b1) then
    {
        mux1_en = 0b0;
        mux2_en = 0b0;
    }
    else
    {
        if ((strobe1 == 0b1) and (strobe2 == 0b1)) then
        {
            mux1_en = inv(addr[2]);
            mux2_en = addr[2];
        }
        else
        {
            mux1_en = 0b0;
            mux2_en = 0b0;
        }
    }

    /* first 8-bit data 4-to-1 mux */
    four_bit_mux1: mux(data_out, mux1_en, addr[1:0], data_in1, data_in2, data_in3, data_in4);
    /* second 8-bit data 4-to-1 mux */
    four_bit_mux2: mux(data_out, mux2_en, addr[1:0], data_in5, data_in6, data_in7, data_in8);
}

```

The following files, test4_top.vhd and test4_defs.vhd, are generated by using “-c” compile option, and test bench template by using “-t” option.

```

Filename: test4_top.vhd
-----
-- COMS W4115 PLT - 2014 Spring Term Project
--       HL-HDL compiler
--       Woon Lee (wgl2107)
-----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;

```



```

use work.lib_comp.all;

ENTITY test4_top is
port (
    clk : in  std_logic;
    rst : in  std_logic;
    strobe1 : in  std_logic;
    strobe2 : in  std_logic;
    addr : in std_logic_vector(2 downto 0);
    data_out : out std_logic_vector(7 downto 0)
);
end test4_top;

architecture RTL of test4_top is
    signal mux1_en : std_logic;
    signal mux2_en : std_logic;
begin

    proc_mux_ctrl : process (all)
    begin
        if rst = '1' then
            mux1_en <= '0';
            mux2_en <= '0';
        else
            if (strobe1 = '1') AND (strobe2 = '1') then
                mux1_en <= NOT addr(2);
                mux2_en <= addr(2);
            else
                mux1_en <= '0';
                mux2_en <= '0';
            end if;
        end if;
    end process;

    four_bit_mux1 : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => mux1_en,
        OUT_SEL => addr(1 downto 0),
        MUX_IN0 => data_in1,
        MUX_IN1 => data_in2,
        MUX_IN2 => data_in3,
        MUX_IN3 => data_in4
    );

    four_bit_mux2 : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => mux2_en,
        OUT_SEL => addr(1 downto 0),
        MUX_IN0 => data_in5,
        MUX_IN1 => data_in6,
        MUX_IN2 => data_in7,
        MUX_IN3 => data_in8
    );
end RTL;

```

Since the source program has no user-defined functions, there is no corresponding component declaration in this test case.

```
Filename: test4_defs.vhd
-----
-- COMS W4115 PLT - 2014 Spring Term Project
-- HL-HDL compiler
-- Woon Lee (wgl2107)
-----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

package globals is

-- Constants and global signals declaration
    constant data_in1 : std_logic_vector(7 downto 0) := x"80";
    constant data_in2 : std_logic_vector(7 downto 0) := x"85";
    constant data_in3 : std_logic_vector(7 downto 0) := x"8A";
    constant data_in4 : std_logic_vector(7 downto 0) := x"8F";
    constant data_in5 : std_logic_vector(7 downto 0) := x"C0";
    constant data_in6 : std_logic_vector(7 downto 0) := x"C5";
    constant data_in7 : std_logic_vector(7 downto 0) := x"CA";
    constant data_in8 : std_logic_vector(7 downto 0) := x"CF";

-- Components declaration
end globals;

-- Entities and architectures of the components
```

```
Filename: test4_top_tbframe.vhd
-----
-- COMS W4115 PLT - 2014 Spring Term Project
-- HL-HDL compiler
-- Woon Lee (wgl2107)
-----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY test4_top_tb is

end ENTITY test4_top_tb;

ARCHITECTURE behavioral of test4_top_tb is

COMPONENT test4_top is
port (
    clk : in std_logic;
    rst : in std_logic;
```

```

        strobe1 : in std_logic;
        strobe2 : in std_logic;
        addr : in std_logic_vector(2 downto 0);
        data_out : out std_logic_vector(7 downto 0)
    );
end COMPONENT;

    signal clk : std_logic;
    signal rst : std_logic;
    signal strobe1 : std_logic;
    signal strobe2 : std_logic;
    signal addr : std_logic_vector(2 downto 0);
    signal data_out : std_logic_vector(7 downto 0);

begin

inst_test4_top : test4_top
    port map(
        clk => clk,
        rst => rst,
        strobe1 => strobe1,
        strobe2 => strobe2,
        addr => addr,
        data_out => data_out
    );

end;
```

The test bench template above is modified and saved to test bench program for simulation as follows. Different address bits for mux output selection every 75 ns are used for stimulus which resulted in mux output accordingly.

```

Filename: test4_top_tb.vhd
-----
-- COMS W4115 PLT - 2014 Spring Term Project
-- HL-HDL compiler
-- Woon Lee (wgl2107)
-----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY test4_top_tb is

end ENTITY test4_top_tb;

ARCHITECTURE behavioral of test4_top_tb is

COMPONENT test4_top is
port (
```

```

    clk : in  std_logic;
    rst : in  std_logic;
    strobe1 : in  std_logic;
    strobe2 : in  std_logic;
    addr : in  std_logic_vector(2 downto 0);
    data_out : out std_logic_vector(7 downto 0)
);
end COMPONENT;

    signal clk : std_logic;
    signal rst : std_logic;
    signal strobe1 : std_logic;
    signal strobe2 : std_logic;
    signal addr : std_logic_vector(2 downto 0);
    signal data_out : std_logic_vector(7 downto 0);
    signal sim_done : boolean := false;

begin

inst_test4_top : test4_top
    port map(
        clk => clk,
        rst => rst,
        strobe1 => strobe1,
        strobe2 => strobe2,
        addr => addr,
        data_out => data_out
    );

clk_proc : process
    begin
        if (not sim_done) then
            clk <= '0';
            wait for 20 ns;
            clk <= '1';
            wait for 20 ns;
        else
            report "sim_done";
            wait; --wait forever
        end if;
    end process clk_proc;

input_proc : process
    begin
        strobe1 <= '0';
        strobe2 <= '0';

        wait for 30 ns;
        strobe1 <= '1';
        addr <= "000";
        wait for 10 ns;
        strobe2 <= '1';
        wait for 30 ns;
        strobe1 <= '0';
        wait for 5 ns;
        strobe2 <= '0';

        wait for 30 ns;
        strobe1 <= '1';
        addr <= "001";
        wait for 10 ns;
    end process input_proc;
end;

```

```
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "010";  
wait for 10 ns;  
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "011";  
wait for 10 ns;  
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "100";  
wait for 10 ns;  
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "101";  
wait for 10 ns;  
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "110";  
wait for 10 ns;  
strobe2 <= '1';  
wait for 30 ns;  
strobe1 <= '0';  
wait for 5 ns;  
strobe2 <= '0';
```

```
wait for 30 ns;  
strobe1 <= '1';  
addr <= "111";  
wait for 10 ns;  
strobe2 <= '1';
```

```

        wait for 30 ns;
        strobe1 <= '0';
        wait for 5 ns;
        strobe2 <= '0';


        wait;
    end process;

sim_time : process
    begin
        rst <= '1';
        wait for 10 ns;
        rst <= '0';
        wait for 600 ns;
        sim_done <= true;
        wait;
    end process;

end;

```

From the waveform picture below, test result was verified.



6.2.2 Complex program test

Based on simple test cases, this test program covers almost every aspect of the language by implementing global variables/constants and multiple user-defined functions. Data are written to and read back from 16 registers represented by 16 global variables. Two user-defined functions, 2-to-4 address decoder and register reader, are created and controlled from the main function. In the main function, all the built-in functions are instantiated and single-bit/multiple-bit signals are declared and assigned in the statements.

The source program is shown as follows.

```

Filename: test6.hhl
*****
COMS W4115 PLT - 2014 Spring Term Project
    HL-HDL compiler: translate.ml
    Woon Lee (wgl2107)

test6.hhl: test case 6

```

```

- Complete test suite: covers almost every aspect of HL-HDL
  ; multiple functions: user-defined and built-in functions
  ; constants and signals as global variable (set of registers in this test case)
  ; implement read/write function for 16 registers
*****

/* Global constants and variables */
constant VERSION[7:0] := 0x10;
constant REVISION[7:0] := 0x20;
signal REG0[7:0];
signal REG1[7:0];
signal REG2[7:0];
signal REG3[7:0];
signal REG4[7:0];
signal REG5[7:0];
signal REG6[7:0];
signal REG7[7:0];
signal REG8[7:0];
signal REG9[7:0];
signal REG10[7:0];
signal REG11[7:0];
signal REG12[7:0];
signal REG13[7:0];
signal REG14[7:0];
signal REG15[7:0];

/* two-bit input is decoded into four strobes */
func decode_2_to_4(insig rst, insig strb_in, insig in_2bit[1:0], outsig strb_out[3:0])
{
    rst_cond: if (rst == 0b1) then
    {
        strb_out = 0x0;
    }
    else
    {
        if (in_2bit == 0b00) then {
            strb_out[0] = strb_in;
            strb_out[3:1] = 0b000; }
        else if (in_2bit == 0b01) then {
            strb_out[0] = 0b0;
            strb_out[1] = strb_in;
            strb_out[3:2] = 0b00; }
        else if (in_2bit == 0b10) then {
            strb_out[1:0] = 0b00;
            strb_out[2] = strb_in;
            strb_out[3] = 0b0; }
        else {
            strb_out[2:0] = 0b000;
            strb_out[3] = strb_in; }
    }
}

/* Register READ: 16-to-1 8-bit-wide data mux using 4 mux functions */
func reg_read(insig rst, insig strb_in, insig addr_in[3:0], outsig data_out[7:0])
{
    signal bank_en[3:0];

    /* 4 enable strobes for 4-to-1 MUX generation using upper 2 addr_in bits */
    bank_sel: decode_2_to_4(rst, strb_in, addr_in[3:2], bank_en);
}

```

```

first_bank: mux(data_out, bank_en[0], addr_in[1:0], REG0, REG1, REG2, REG3);
second_bank: mux(data_out, bank_en[1], addr_in[1:0], REG4, REG5, REG6, REG7);
third_bank: mux(data_out, bank_en[2], addr_in[1:0], REG8, REG9, REG10, REG11);
fourth_bank: mux(data_out, bank_en[3], addr_in[1:0], REG12, REG13, REG14, REG15);
}

main test6(insic clk, insig rst, insig csn, insig oen, insig wrn, insig addr[3:0], iosig data[7:0])
{
    signal chip_sel;
    signal rd_en;
    signal rd_strb;
    signal rd_strb_latched;
    signal wr_en;
    signal wr_strb;
    signal wr_strb_latched;
    signal addr_latched[3:0];
    signal datain[7:0];
    signal dataout[7:0];
    signal reg_sel_strb[15:0];
    signal reg_bank_sel[3:0];

    /* Initialize the first two registers */
    REG0 = VERSION;
    REG1 = REVISION;

    /* invert active-low input signals to active-high ones */
    chip_sel = inv(csn);
    rd_en = inv(oen);
    rd_strb = chip_sel and rd_en;
    wr_en = inv(wrn);
    wr_strb = chip_sel and wr_en;

    /* make the strobes synchronous to the clk */
    latch_rd: lat(rst, 0b1, clk, rd_strb, rd_strb_latched);
    latch_wr: lat(rst, 0b1, clk, wr_strb, wr_strb_latched);
    latch_addr: lat(rst, 0b1, clk, addr, addr_latched);
    latch_datain: lat(rst, wr_strb, clk, data, datain);

    /* Register read */
    inst_cpu_read: reg_read(rst, rd_strb_latched, addr_latched, dataout);
    data = dataout;

    /* Register write */
    four_bank_sel: decode_2_to_4(rst, wr_strb_latched, addr_latched[3:2], reg_bank_sel);
    first_bank_strobes: decode_2_to_4(rst, reg_bank_sel[0], addr_latched[1:0], reg_sel_strb[3:0]);
    second_bank_strobes: decode_2_to_4(rst, reg_bank_sel[1], addr_latched[1:0], reg_sel_strb[7:4]);
    third_bank_strobes: decode_2_to_4(rst, reg_bank_sel[2], addr_latched[1:0], reg_sel_strb[11:8]);
    fourth_bank_strobes: decode_2_to_4(rst, reg_bank_sel[3], addr_latched[1:0], reg_sel_strb[15:12]);

    /* write the data to the selected Register on reg_sel_strb */
    /* The first two registers are read-only */
    /* data_write_reg0: lat(rst, reg_sel_strb[0], clk, datain, REG0);
    data_write_reg1: lat(rst, reg_sel_strb[1], clk, datain, REG1); */
    data_write_reg2: lat(rst, reg_sel_strb[2], clk, datain, REG2);
    data_write_reg3: lat(rst, reg_sel_strb[3], clk, datain, REG3);
    data_write_reg4: lat(rst, reg_sel_strb[4], clk, datain, REG4);
    data_write_reg5: lat(rst, reg_sel_strb[5], clk, datain, REG5);
    data_write_reg6: lat(rst, reg_sel_strb[6], clk, datain, REG6);
    data_write_reg7: lat(rst, reg_sel_strb[7], clk, datain, REG7);
    data_write_reg8: lat(rst, reg_sel_strb[8], clk, datain, REG8);
}

```



```

data_write_reg9: lat(rst, reg_sel_strb[9], clk, datain, REG9);
data_write_reg10: lat(rst, reg_sel_strb[10], clk, datain, REG10);
data_write_reg11: lat(rst, reg_sel_strb[11], clk, datain, REG11);
data_write_reg12: lat(rst, reg_sel_strb[12], clk, datain, REG12);
data_write_reg13: lat(rst, reg_sel_strb[13], clk, datain, REG13);
data_write_reg14: lat(rst, reg_sel_strb[14], clk, datain, REG14);
data_write_reg15: lat(rst, reg_sel_strb[15], clk, datain, REG15);

```

```

}

```

The following file shows top-level entity generated from the main function.

Filename: test6_top.vhd

```

-----
-- COMS W4115 PLT - 2014 Spring Term Project
--       HL-HDL compiler
--       Woon Lee (wgl2107)
-----

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

```

```

ENTITY test6_top is

```

```

port (
    clk : in  std_logic;
    rst : in  std_logic;
    csn : in  std_logic;
    oen : in  std_logic;
    wrn : in  std_logic;
    addr : in std_logic_vector(3 downto 0);
    data : inout std_logic_vector(7 downto 0)
);

```

```

end test6_top;

```

```

architecture RTL of test6_top is
    signal chip_sel : std_logic;
    signal rd_en : std_logic;
    signal rd_strb : std_logic;
    signal rd_strb_latched : std_logic;
    signal wr_en : std_logic;
    signal wr_strb : std_logic;
    signal wr_strb_latched : std_logic;
    signal addr_latched : std_logic_vector(3 downto 0);
    signal datain : std_logic_vector(7 downto 0);
    signal dataout : std_logic_vector(7 downto 0);
    signal reg_sel_strb : std_logic_vector(15 downto 0);
    signal reg_bank_sel : std_logic_vector(3 downto 0);

```

```

begin

```

```

    REG0 <= VERSION;
    REG1 <= REVISION;
    chip_sel <= NOT csn;
    rd_en <= NOT oen;

```

```

rd_strb <= chip_sel AND rd_en;
wr_en <= NOT wrn;
wr_strb <= chip_sel AND wr_en;

latch_rd : LATCH port map (
    RST => rst,
    EN => '1',
    CLK => clk,
    LAT_IN => rd_strb,
    LAT_OUT => rd_strb_latched
);

latch_wr : LATCH port map (
    RST => rst,
    EN => '1',
    CLK => clk,
    LAT_IN => wr_strb,
    LAT_OUT => wr_strb_latched
);

latch_addr : LATCH_n_bit
generic map(num_bits => 4)
port map (
    RST => rst,
    EN => '1',
    CLK => clk,
    LAT_IN => addr,
    LAT_OUT => addr_latched
);

latch_datain : LATCH_n_bit
generic map(num_bits => 8)
port map (
    RST => rst,
    EN => wr_strb,
    CLK => clk,
    LAT_IN => data,
    LAT_OUT => datain
);

inst_cpu_read_reg_read : reg_read port map (
    rst => rst,
    strb_in => rd_strb_latched,
    addr_in => addr_latched,
    data_out => dataout
);

data <= dataout;
four_bank_sel_decode_2_to_4 : decode_2_to_4 port map (
    rst => rst,
    strb_in => wr_strb_latched,
    in_2bit => addr_latched(3 downto 2),
    strb_out => reg_bank_sel
);

first_bank_strobes_decode_2_to_4 : decode_2_to_4 port map (
    rst => rst,
    strb_in => reg_bank_sel(0),
    in_2bit => addr_latched(1 downto 0),
    strb_out => reg_sel_strb(3 downto 0)
);

second_bank_strobes_decode_2_to_4 : decode_2_to_4 port map (
    rst => rst,
    strb_in => reg_bank_sel(1),

```

```

        in_2bit => addr_latched(1 downto 0),
        strb_out => reg_sel_strb(7 downto 4)
    );
    third_bank_strobes_decode_2_to_4 : decode_2_to_4 port map (
        rst => rst,
        strb_in => reg_bank_sel(2),
        in_2bit => addr_latched(1 downto 0),
        strb_out => reg_sel_strb(11 downto 8)
    );
    fourth_bank_strobes_decode_2_to_4 : decode_2_to_4 port map (
        rst => rst,
        strb_in => reg_bank_sel(3),
        in_2bit => addr_latched(1 downto 0),
        strb_out => reg_sel_strb(15 downto 12)
    );

    data_write_reg2 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(2),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG2
    );

    data_write_reg3 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(3),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG3
    );

    data_write_reg4 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(4),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG4
    );

    data_write_reg5 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(5),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG5
    );

    data_write_reg6 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(6),

```

```

        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG6
    );

    data_write_reg7 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(7),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG7
    );

    data_write_reg8 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(8),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG8
    );

    data_write_reg9 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(9),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG9
    );

    data_write_reg10 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(10),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG10
    );

    data_write_reg11 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(11),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG11
    );

    data_write_reg12 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(12),
        CLK => clk,

```

```

        LAT_IN => datain,
        LAT_OUT => REG12
    );

    data_write_reg13 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(13),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG13
    );

    data_write_reg14 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(14),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG14
    );

    data_write_reg15 : LATCH_n_bit
    generic map(num_bits => 8)
    port map (
        RST => rst,
        EN => reg_sel_strb(15),
        CLK => clk,
        LAT_IN => datain,
        LAT_OUT => REG15
    );
end RTL;

```

From the global variables and user-defined functions, package file is generated as below.

Filename: test6_defs.vhd

```

-----
-- COMS W4115 PLT - 2014 Spring Term Project
--       HL-HDL compiler
--       Woon Lee (wgl2107)
-----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

package globals is

-- Constants and global signals declaration
    constant VERSION : std_logic_vector(7 downto 0) := x"10";
    constant REVISION : std_logic_vector(7 downto 0) := x"20";
    signal REG0 : std_logic_vector(7 downto 0);
    signal REG1 : std_logic_vector(7 downto 0);
    signal REG2 : std_logic_vector(7 downto 0);
    signal REG3 : std_logic_vector(7 downto 0);

```

```

signal REG4 : std_logic_vector(7 downto 0);
signal REG5 : std_logic_vector(7 downto 0);
signal REG6 : std_logic_vector(7 downto 0);
signal REG7 : std_logic_vector(7 downto 0);
signal REG8 : std_logic_vector(7 downto 0);
signal REG9 : std_logic_vector(7 downto 0);
signal REG10 : std_logic_vector(7 downto 0);
signal REG11 : std_logic_vector(7 downto 0);
signal REG12 : std_logic_vector(7 downto 0);
signal REG13 : std_logic_vector(7 downto 0);
signal REG14 : std_logic_vector(7 downto 0);
signal REG15 : std_logic_vector(7 downto 0);

-- Components declaration
component decode_2_to_4 is
port (
    rst : in std_logic;
    strb_in : in std_logic;
    in_2bit : in std_logic_vector(1 downto 0);
    strb_out : out std_logic_vector(3 downto 0)
);
end component decode_2_to_4;

component reg_read is
port (
    rst : in std_logic;
    strb_in : in std_logic;
    addr_in : in std_logic_vector(3 downto 0);
    data_out : out std_logic_vector(7 downto 0)
);
end component reg_read;

end globals;

-- Entities and architectures of the components
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY decode_2_to_4 is
port (
    rst : in std_logic;
    strb_in : in std_logic;
    in_2bit : in std_logic_vector(1 downto 0);
    strb_out : out std_logic_vector(3 downto 0)
);
end decode_2_to_4;

architecture RTL of decode_2_to_4 is
begin

    proc_rst_cond : process (all)
    begin
        if rst = '1' then
            strb_out <= x"00";
        else
            if in_2bit = "00" then

```

```

        strb_out(0) <= strb_in;
        strb_out(3 downto 1) <= "000";
        else
        if in_2bit = "01" then
        strb_out(0) <= '0';
        strb_out(1) <= strb_in;
        strb_out(3 downto 2) <= "00";
        else
        if in_2bit = "10" then
        strb_out(1 downto 0) <= "00";
        strb_out(2) <= strb_in;
        strb_out(3) <= '0';
        else
        strb_out(2 downto 0) <= "000";
        strb_out(3) <= strb_in;
        end if;
        end if;
        end if;
        end if;
        end process;

end RTL;

configuration CFG_decode_2_to_4 of decode_2_to_4 is
    for RTL
        end for;
end CFG_decode_2_to_4;

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY reg_read is
port (
    rst : in  std_logic;
    strb_in : in  std_logic;
    addr_in : in std_logic_vector(3 downto 0);
    data_out : out std_logic_vector(7 downto 0)
);
end reg_read;

architecture RTL of reg_read is
    signal bank_en : std_logic_vector(3 downto 0);
begin
    bank_sel_decode_2_to_4 : decode_2_to_4 port map (
        rst => rst,
        strb_in => strb_in,
        in_2bit => addr_in(3 downto 2),
        strb_out => bank_en
    );

    first_bank : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => bank_en(0),
        OUT_SEL => addr_in(1 downto 0),
        MUX_IN0 => REG0,

```

```

        MUX_IN1 => REG1,
        MUX_IN2 => REG2,
        MUX_IN3 => REG3
    );

    second_bank : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => bank_en(1),
        OUT_SEL => addr_in(1 downto 0),
        MUX_IN0 => REG4,
        MUX_IN1 => REG5,
        MUX_IN2 => REG6,
        MUX_IN3 => REG7
    );

    third_bank : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => bank_en(2),
        OUT_SEL => addr_in(1 downto 0),
        MUX_IN0 => REG8,
        MUX_IN1 => REG9,
        MUX_IN2 => REG10,
        MUX_IN3 => REG11
    );

    fourth_bank : MUX_n_bit
    generic map(num_bits => 8)
    port map (
        MUX_OUT => data_out,
        EN => bank_en(3),
        OUT_SEL => addr_in(1 downto 0),
        MUX_IN0 => REG12,
        MUX_IN1 => REG13,
        MUX_IN2 => REG14,
        MUX_IN3 => REG15
    );
end RTL;

configuration CFG_reg_read of reg_read is
    for RTL
    end for;
end CFG_reg_read;

```

This file is the test bench template which is followed by the edited test bench program.

```

Filename: test6_top_tbframe.vhd

```

```

-----
-- COMS W4115 PLT - 2014 Spring Term Project
--           HL-HDL compiler
--           Woon Lee (wgl2107)
-----

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;

```



```

use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY test6_top_tb is

end ENTITY test6_top_tb;

ARCHITECTURE behavioral of test6_top_tb is

COMPONENT test6_top is
port (
    clk : in  std_logic;
    rst : in  std_logic;
    csn : in  std_logic;
    oen : in  std_logic;
    wrn : in  std_logic;
    addr : in std_logic_vector(3 downto 0);
    data : inout std_logic_vector(7 downto 0)
);
end COMPONENT;

    signal clk : std_logic;
    signal rst : std_logic;
    signal csn : std_logic;
    signal oen : std_logic;
    signal wrn : std_logic;
    signal addr : std_logic_vector(3 downto 0);
    signal data : std_logic_vector(7 downto 0);

begin

inst_test6_top : test6_top
    port map(
        clk => clk,
        rst => rst,
        csn => csn,
        oen => oen,
        wrn => wrn,
        addr => addr,
        data => data
    );

end;

```

Filename: test6_top_tb.vhd

```

-----
-- COMS W4115 PLT - 2014 Spring Term Project
--       HL-HDL compiler
--       Woon Lee (wgl2107)
-----

```

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;

```

```

use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.globals.all;
use work.lib_comp.all;

ENTITY test6_top_tb is

end ENTITY test6_top_tb;

ARCHITECTURE behavioral of test6_top_tb is

procedure RegRd (
    signal cs_n          :          out          std_logic;
    signal read_n       :          out          std_logic;
    signal write_n      :          out          std_logic;
    signal reg_addr     :          in           std_logic_vector(3 downto 0);
    signal addr_out     :          out          std_logic_vector(3 downto 0)
) is
begin
    cs_n <= '1';
    read_n <= '1';
    write_n <= '1';
    wait for 30 ns;

    addr_out <= reg_addr;
    wait for 5 ns;
    cs_n <= '0';
    wait for 5 ns;
    read_n <= '0';          -- read access
    wait for 60 ns;
    read_n <= '1';
    wait for 5 ns;
    cs_n <= '1';
    wait for 20 ns;
end procedure;

procedure RegWr (
    signal cs_n          :          out          std_logic;
    signal read_n       :          out          std_logic;
    signal write_n      :          out          std_logic;
    signal reg_addr     :          in           std_logic_vector(3 downto 0);
    signal addr_out     :          out          std_logic_vector(3 downto 0);
    signal data_in      :          in           std_logic_vector(7 downto 0);
    signal data_out     :          out          std_logic_vector(7 downto 0)
) is
begin
    cs_n <= '1';
    read_n <= '1';
    write_n <= '1';
    wait for 30 ns;

    addr_out <= reg_addr;
    wait for 5 ns;
    cs_n <= '0';
    data_out <= data_in;
    wait for 5 ns;
    write_n <= '0';        -- read access

```

```

        wait for 60 ns;
        write_n <= '1';
        wait for 5 ns;
        cs_n <= '1';
        data_out <= (others => 'Z');
        wait for 20 ns;
end procedure;

COMPONENT test6_top is
port (
    clk : in  std_logic;
    rst : in  std_logic;
    csn : in  std_logic;
    oen : in  std_logic;
    wrn : in  std_logic;
    addr : in std_logic_vector(3 downto 0);
    data : inout std_logic_vector(7 downto 0)
);
end COMPONENT;

    signal clk : std_logic;
    signal rst : std_logic;
    signal csn : std_logic;
    signal oen : std_logic;
    signal wrn : std_logic;
    signal addr : std_logic_vector(3 downto 0);
    signal data : std_logic_vector(7 downto 0);
    signal register_addr : std_logic_vector(3 downto 0);
    signal wr_value : std_logic_vector(7 downto 0);
    signal sim_done : boolean := false;

begin

inst_test6_top : test6_top
    port map(
        clk => clk,
        rst => rst,
        csn => csn,
        oen => oen,
        wrn => wrn,
        addr => addr,
        data => data
    );

clk_proc : process
    begin
        if (not sim_done) then
            clk <= '0';
            wait for 10 ns;
            clk <= '1';
            wait for 10 ns;
        else
            report "sim_done";
            wait; --wait forever
        end if;
    end process clk_proc;

reg_rd_wr_seq : process
    begin
        data <= (others => 'Z');
        wait for 30 ns;
    end process;

```

```

-- check version and revision
register_addr <= x"0"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"1"; RegRd(csn, oen, wrn, register_addr, addr);
-- write all 14 registers with unique values, respectively
register_addr <= x"2"; wr_value <= x"22"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"3"; wr_value <= x"33"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"4"; wr_value <= x"44"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"5"; wr_value <= x"55"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"6"; wr_value <= x"66"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"7"; wr_value <= x"77"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"8"; wr_value <= x"88"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"9"; wr_value <= x"99"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"A"; wr_value <= x"AA"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"B"; wr_value <= x"BB"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"C"; wr_value <= x"CC"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"D"; wr_value <= x"DD"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"E"; wr_value <= x"EE"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"F"; wr_value <= x"FF"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
-- read back register values and verify
register_addr <= x"0"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"1"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"2"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"3"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"4"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"5"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"6"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"7"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"8"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"9"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"A"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"B"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"C"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"D"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"E"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"F"; RegRd(csn, oen, wrn, register_addr, addr);
-- write different values to selected registers
register_addr <= x"2"; wr_value <= x"E8"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"7"; wr_value <= x"5A"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
register_addr <= x"C"; wr_value <= x"A5"; RegWr(csn, oen, wrn, register_addr,
addr, wr_value, data);
-- read back and verify
register_addr <= x"2"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"7"; RegRd(csn, oen, wrn, register_addr, addr);
register_addr <= x"C"; RegRd(csn, oen, wrn, register_addr, addr);

```

```


        wait;
    end process;

sim_time : process
    begin
        rst <= '1';
        wait for 10 ns;
        rst <= '0';
        wait for 5000 ns;
        sim_done <= true;
        wait;
    end process;

end;

```

Finally, the waveform was reported by the simulator.



6.3 Test Suites

The following table shows the test suites with description of the test target.

Test Case	Input file	Output files	Description
1	test1.hhl	test1_top.vhd test1_defs.vhd test1_top_tbframe.vhd	Simple built-in function and bit operator test: - buf, inv, and, or
2	test2.hhl	test2_top.vhd test2_defs.vhd test2_top_tbframe.vhd	Two built-in function test: - lat, mux for single-bit and multiple-bit signals
3	test3.hhl	test3_top.vhd test3_defs.vhd test3_top_tbframe.vhd	More complex main function: - implementing 8-to-1 mux using built-in 4-to-1 mux - if statement with comparison operator tested.
4	test4.hhl	test4_top.vhd test4_defs.vhd test4_top_tbframe.vhd	Global constant test based on test case 3. See section 6.2.1 for more detail.
5	test5.hhl	test5_top.vhd test5_defs.vhd test5_top_tbframe.vhd	User-defined function implementation test: - One user function declared and called up in the main function - The corresponding component declaration and entity are added to test5_defs.vhd
6	test6.hhl	test6_top.vhd test6_defs.vhd test6_top_tbframe.vhd	This covers almost every aspect of the language by implementing global variables/constants and multiple user-defined functions. See section 6.2.2 for more detail.

7. Lessons Learned

7.1 Importance of specification

As an experienced VHDL designer, it was thought to be easier to design a language that translates a source program into VHDL format. It led me to not pay attention to what can be or cannot be implemented, which made me modify the language specification back and forth as the compiler design phase passed. Modification of the specification is not always bad, but if it requires structural changes, it cost much more than expected. It was a good lesson that clear definition and specification at early design phase is most important task in design process.

7.2 Understanding of the Implementation Language

As a novice on OCAML, I was amazed to know how great this language is in terms of data type handling, concise grammar even though it was hard to understand at the beginning, and overall language structure. As aforementioned, I had to spend much time on getting the OCAML concept and its unique way of realization through the example codes. Once I got used to it, it was a lot easier to use the language features in implementation. If I had more understanding on it, it would have taken less time for this language design and allowed me to add more complicated features

7.3 Time Management

This would be the most expressed cliché, “start earlier as possible and spend more time on verification”, that hit me once again. Struggling with implementation, debugging took most of the project time and therefore there were less time for tests. I could have worked on wider test suites and more automated design process.

8. References

- [1] *The Ocaml reference manual*, <http://caml.inria.fr/pub/docs/manual-ocaml-4.01/index.html>
- [2] *The Designer's Guide to VHDL*, Third Edition (Systems on Silicon) by Peter J. Ashenden (May 29, 2008)
- [3] *The MicroC compiler*, <http://www.cs.columbia.edu/~sedwards/classes/2014/w4115-spring/microc.pdf>
- [4] *Simple Image Processing Language (SIP) Final Report*,
<http://www.cs.columbia.edu/~sedwards/classes/2013/w4115-summer/reports/SIP.pdf>
- [5] *The Quartus II handbook Ver 13.1, Volume3: Verification*,
http://www.altera.com/literature/hb/qts/qts_qii5v3.pdf

9. Appendix

< scanner.mll >

```
scanner.mll
1  (*****
2      COMS W4115 PLT - 2014 Spring Term Project
3      HL-HDL compiler: scanner.mll
4      Name:   Woon Lee
5      UNI:    wgl2107
6  *****)
7
8  { open Parser }
9
10 let letter = ['a'-'z' 'A'-'Z']
11 let digit  = ['0'-'9']
12 let bdigit = ['0' '1']
13 let hexdigit = ['0'-'9' 'a'-'f' 'A'-'F']
14
15 rule token =
16     parse [' ' '\n' '\t' '\r'] { token lexbuf }
17     | eof { EOF }
18     | "insig"      { INSIG } | "outsig"      { OUTSIG }
19     | "iosig"      { IOSIG } | "constant"  { CONST }
20     | "signal"    { SIGNAL } | "and"        { AND }
21     | "or"        { OR }     | "inv"        { INV }
22     | "buf"       { BUF }    | "lat"       { LAT }
23     | "mux"       { MUX }
24     | "func"      { FUNC }   | "if"       { IF }
25     | "then"      { THEN }   | "else"    { ELSE }
26     | "main"      { MAIN }   | ','       { COMMA }
27     | '('         { LPAREN } | ')'       { RPAREN }
28     | '{'         { LBRACE } | '}'       { RBRACE }
29     | '['         { LBRACKET } | ']'      { RBRACKET }
30     | ';'        { SEMI }   | ':'        { COLON }
31     | letter (letter | digit | '_' ) * as id { ID(id) }
32     | digit+ as lit { INUM(int_of_string lit) }
33     | "0b" bdigit+ as bdigit { BNUM(bdigit) }
34     | "0x" hexdigit+ as hdigit { HNUM(hdigit) }
35     | "=="      { EQ } | "!=" { NEQ }
36     | '='       { ASSIGN } | ":=" { IASSIGN }
37     | "/*"      { comment lexbuf }
38     | _ { raise (Failure("Unrecognized token: " ^ Lexing.lexeme lexbuf)) }
39
40 and comment =
41     parse "*/" {token lexbuf }
42     | _ { comment lexbuf }
```

< parser.mly >

```

                                     parser.mly
-----
1  /*****
2     COMS W4115 PLT - 2014 Spring Term Project
3     HL-HDL compiler: parser.mly
4     Name:   Woon Lee
5     UNI:    wgl2107
6  *****/
7
8  %{ open Ast %}
9
10 %token EOF INSIG OUTSIG IOSIG CONST SIGNAL AND OR INV BUF LAT MUX LBRACKET RBRACKET
11 %token FUNC IF THEN ELSE MAIN COMMA LPAREN RPAREN LBRACE RBRACE SEMI COLON ASSIGN IASSIGN
12 %token EQ NEQ
13 %token <string> ID BNUM HNUM
14 %token <int> INUM
15
16 %nonassoc NOELSE
17 %nonassoc ELSE
18 %right ASSIGN
19 %left AND OR EQ NEQ
20
21 %start program
22 %type <Ast.program> program
23
24 %%
25
26 program:
27     /* nothing */ { [], [] }
28     | program vdecl { ($2 :: fst $1), snd $1 }
29     | program fdecl { fst $1, ($2 :: snd $1) }
30
31 fdecl:
32     fn_type ID LPAREN formals_opt RPAREN LBRACE vdecl_list stmt_list RBRACE
33         { { func_type = $1;
34             func_name = $2;
35             formals   = $4;
36             locals    = List.rev $7;
37             body       = List.rev $8 }
38         }
39 fn_type:
40     FUNC { User }
41     | MAIN { Main }
42
43 formals_opt:
44     /* nothing */ { [] }
45     | formal_list { List.rev $1 }
46
47 formal_list:
48     formal_decl { [$1] }
49     | formal_list COMMA formal_decl { $3 :: $1 }
50
51 formal_decl:
52     formaltype ID bus_opt { { formal_type = $1; formal_name = $2; formal_range = $3 } }
53
-----
```

```
54 formaltype:
55     INSIG      { Insig }
56     | OUTSIG   { Outsig }
57     | IOSIG    { IOsig }
58
59 bus_opt:
60     /* nothing */                { (-1, -1) }
61     | LBRACKET INUM COLON INUM RBRACKET { ($2, $4) }
62
63 vdecl_list:
64     /* nothing */                { [] }
65     | vdecl_list vdecl           { $2 :: $1 }
66
67 vdecl:
68     var_decl SEMI                { $1 }
69
70 var_decl:
71     var_type ID bus_opt init_value { { var_type = $1; var_name = $2; var_range
72     = $3; var_value = $4 } }
73
74 var_type:
75     CONST      { Const }
76     | SIGNAL    { Signal }
77
78 init_value:
79     /* nothing */                { "none" }
80     | IASSIGN INUM                { string_of_int $2 }
81     | IASSIGN BNUM                { $2 }
82     | IASSIGN HNUM                { $2 }
83
84 stmt_list:
85     /* nothing */                { [] }
86     | stmt_list stmt              { $2 :: $1 }
87
88 stmt:
89     expr SEMI                    { Expr($1) }
90     | LBRACE stmt_list RBRACE     { Block(List.rev $2) }
91     | id_opt IF LPAREN expr RPAREN THEN stmt %prec NOELSE { If ($1, $4, $7,
92     Block([])) }
93     | id_opt IF LPAREN expr RPAREN THEN stmt ELSE stmt      { If ($1, $4, $7, $9) }
94     | expr                        { StError ($1) }
95
96 id_opt:
97     /* nothing */                { "none" }
98     | ID COLON                    { $1 }
99
100 expr:
101     ID                            { Id($1) }
102     | INUM                        { Lit_int($1) }
103     | HNUM                        { Lit_hex($1) }
104     | BNUM                        { Lit_bin($1) }
105     | ID LBRACKET INUM RBRACKET    { Single($1, $3) }
106     | ID LBRACKET INUM COLON INUM RBRACKET { Range($1, $3, $5) }
```

parser.mly

```
105 | expr AND expr          { Binop($1, And, $3) }
106 | expr OR expr           { Binop($1, Or, $3) }
107 | expr EQ expr          { Binop($1, Equal, $3) }
108 | expr NEQ expr         { Binop($1, Nequal, $3) }
109 | asgn_opt ASSIGN expr   { Assign($1, $3) }
110 | ID COLON ID LPAREN actuals_opt RPAREN { Call($1, $3, $5) }
111 | INV LPAREN actuals_opt RPAREN { Bcall("", Inv, $3) }
112 | BUF LPAREN actuals_opt RPAREN { Bcall("", Buf, $3) }
113 | id_opt LAT LPAREN actuals_opt RPAREN { Bcall($1, Lat, $4) }
114 | id_opt MUX LPAREN actuals_opt RPAREN { Bcall($1, Mux, $4) }
115 | LPAREN expr RPAREN     { Braces($2) }
116
117 asgn_opt:
118     ID                { Id($1) }
119     | ID LBRACKET INUM RBRACKET    { Single($1, $3) }
120     | ID LBRACKET INUM COLON INUM RBRACKET    { Range($1, $3, $5) }
121
122 actuals_opt:
123     /* nothing */    { [] }
124     | actuals_list { List.rev $1 }
125
126 actuals_list:
127     expr                { [$1] }
128     | actuals_list COMMA expr { $3 :: $1 }
```

< ast.ml >

```

                                     ast.ml
1  (*****
2     COMS W4115 PLT - 2014 Spring Term Project
3     HL-HDL compiler: ast.ml
4     Name:   Woon Lee
5     UNI:    wgl2107
6     *****)
7
8  type op = And | Or | Equal | Nequal
9
10 type v_type = Const | Signal | Insig | Outsig | IOSig
11
12 (* type f_type = Insig | Outsig | IOSig *)
13
14 type btin_f = Inv | Buf | Lat | Mux
15
16 type fun_type = User | Main
17
18 type formal = {
19     formal_type : v_type;
20     formal_name : string;
21     formal_range : int * int
22 }
23
24 type expr =
25     Lit_int of int           (* 10 *)
26   | Lit_hex of string       (* x1010 *)
27   | Lit_bin of string       (* b1010 *)
28   | Id of string            (* foo *)
29   | Binop of expr * op * expr (* a AND b *)
30   | Single of string * int   (* a[2] *)
31   | Range of string * int * int (* a[3:5] *)
32   | Braces of expr           (* (a OR b) *)
33   | Assign of expr * expr    (* foo = x10ac *)
34   | Call of string * string * expr list (* foo(a, b) *)
35   | Bcall of string * btin_f * expr list (* inv(a) *)
36
37 type stmt =
38     Block of stmt list      (* {...} *)
39   | Expr of expr            (* c = a AND b *)
40   | If of string * expr * stmt * stmt (* if (a == b) then {} else {} *)
41   | StError of expr        (* missing ; *)
42
43 type var_decl = {
44     var_type : v_type;      (* variable type *)
45     var_name : string;      (* variable name *)
46     var_range : int * int;  (* variable range for bus *)
47     var_value : string      (* variable init value *)
48 }
49
50 type func_decl = {
51     func_type : fun_type;   (* user-defined or main *)
52     func_name : string;     (* name of the function *)
53     formals : formal list;  (* formal arguments *)

```

```

54     locals : var_decl list;      (* local variables *)
55     body : stmt list           (* function body *)
56   }
57
58   type program = var_decl list * func_decl list  (* global variables, functions *)
59
60
61   (* helper functions for pretty printer *)
62
63   let rec string_of_expr = function
64     Lit_int(literal)      -> string_of_int literal
65   | Lit_hex(hex_lit)     -> hex_lit
66   | Lit_bin(bin_lit)     -> bin_lit
67   | Id(id)               -> id
68   | Single(id, index)    -> id ^ "(" ^ (string_of_int index) ^ ")"
69   | Range(id, first, last) -> id ^ "(" ^ (string_of_int first) ^ ":" ^ (
string_of_int last) ^ ")"
70   | Braces(e)            -> "(" ^ (string_of_expr e) ^ ")"
71   | Binop(e1, oper, e2)  -> (string_of_expr e1) ^ " " ^
72                             (match oper with
73                               And   -> "AND "
74                               | Or   -> "OR "
75                               | Equal -> "=="
76                               | Nequal -> "!=") ^ (string_of_expr e2)
77   | Assign(e1, e2)       -> (string_of_expr e1) ^ " = " ^ (string_of_expr e2)
78   | Call(inst_id, f_id, e_list) -> inst_id ^ ":" ^ f_id ^ "(" ^ String.concat
", " (List.map string_of_expr e_list) ^ ")"
79   | Bcall(inst_id, btif_id, e_list) ->
80                                     (match btif_id with
81                                       Inv   -> "INV"
82                                       | Buf   -> "BUF"
83                                       | Lat   -> inst_id ^ ":" ^ "LAT"
84                                       | Mux   -> inst_id ^ ":" ^ "MUX" )
85                                     ^ "(" ^ String.concat ", " (List.map string_of_expr
e_list) ^ ")"
86
87   let rec string_of_stmt = function
88     Block(st)             -> "\t{\n\t" ^ String.concat "\t " (List.map string_of_stmt
st) ^ "\t}\n"
89   | Expr(e)               -> "\t" ^ string_of_expr e ^ ";\n"
90   | If(pid, e, s, Block([])) -> "\t^pid^": if (" ^ (string_of_expr e) ^ ") \tthen\n"
^ string_of_stmt s
91   | If(pid, e, s, sl)     -> "\t^pid^": if (" ^ (string_of_expr e) ^ ") \tthen\n"
^ string_of_stmt s ^
92                             "\n \telse\n" ^ string_of_stmt sl
93   | StError (e)          -> "\t" ^ string_of_expr e ^ ";\n"
94
95   let string_of_v_type vtype = match vtype with Const -> "constant" | Signal -> "signal"
96                                     | Insig -> "in" | Outsig -> "out" | IOsig ->
" inout"
97
98   let string_of_btif btif = match btif with Inv -> "Inv" | Buf -> "Buf" | Lat -> "Lat" |
Mux -> "Mux"

```

```

99
100 (* let string_of_f_type ftype = match ftype with Insig -> "in " | Outsig -> "out " |
    IOsig -> "inout " *)
101
102 let string_of_funtype funtype = match funtype with User -> "User " | Main -> "Main "
103
104 let string_of_formal fn_param = string_of_v_type fn_param.formal_type ^ " " ^ fn_param.
    formal_name ^
105     (match (fst fn_param.formal_range) with
106     -1 -> ""
107     | _ -> "(" ^ string_of_int (fst fn_param.formal_range) ^ ":" ^ string_of_int (
        snd fn_param.formal_range) ^ ")")
108
109 let string_of_var_decl variable =
110     (string_of_v_type variable.var_type) ^ " " ^ variable.var_name ^
111     (match (fst variable.var_range) with
112     -1 -> ""
113     | _ -> "(" ^ string_of_int (fst variable.var_range) ^ ":" ^ string_of_int (snd
        variable.var_range) ^ ")")
114     ^ (match (variable.var_value) with
115     "none" -> ""
116     | _ -> " = " ^ variable.var_value) ^ ";\n"
117
118 let string_of_func_decl func =
119     string_of_funtype func.func_type ^ " " ^ func.func_name ^ "(" ^ String.concat ", " (
        List.map string_of_formal func.formals) ^
120     ")\n{\n" ^ "\t" ^ String.concat "\t" (List.map string_of_var_decl func.locals) ^
        "\n" ^ String.concat "" (List.map string_of_stmt func.body) ^ "}\n"
121
122
123 let string_of_program (global_variables, func_declarations) =
124     String.concat "" (List.map string_of_var_decl (List.rev global_variables)) ^ "\n" ^
125     String.concat "\n" (List.map string_of_func_decl func_declarations)

```

< translate.ml >

```
translate.ml
1  (*****
2      COMS W4115 PLT - 2014 Spring Term Project
3      HL-HDL compiler: translate.ml
4      Name:   Woon Lee
5      UNI:    wgl2107
6  *****)
7
8  open Ast
9
10 module StringMap = Map.Make(String)
11
12 (* Symbol table: Information about all the names in scope *)
13 type env = {
14     function_decl : string StringMap.t; (* function signature *)
15     global_var     : v_type StringMap.t; (* global variables name and types *)
16     local_var      : v_type StringMap.t; (* local & function arg variable names and
17     types *)
18 }
19
20 (* output file header *)
21 let file_header = "-----\n" ^
22     "-- COMS W4115 PLT - 2014 Spring Term Project\n" ^
23     "--           HL-HDL compiler\n" ^
24     "--           Woon Lee (wgl2107)\n" ^
25     "-----\n\n"
26
27 (* VHDL header *)
28 let vhd_header_common = "library IEEE;\n" ^ "use IEEE.STD_LOGIC_1164.all;\n" ^
29     "use IEEE.STD_LOGIC_ARITH.ALL;\n" ^ "use
30     IEEE.STD_LOGIC_UNSIGNED.ALL;\n"
31
32 let vhd_header_opt = "use work.globals.all;\n" ^ "use work.lib_comp.all;"
33
34 (* Port name lists for built-in functions *)
35 let lat_port = ["RST => "; "EN => "; "CLK => "; "LAT_IN => "; "LAT_OUT => "]
36 let mux_port = ["MUX_OUT => "; "EN => "; "OUT_SEL => "; "MUX_IN0 => "; "MUX_IN1 => ";
37     "MUX_IN2 => "; "MUX_IN3 => "]
38
39 (* extract formal info from function declaration *)
40 let string_of_formal formal =
41     "\t" ^ formal.formal_name ^ " : " ^ Ast.string_of_v_type formal.formal_type ^ " " ^
42     match (fst formal.formal_range) with
43     -1 -> " std_logic"
44     | _ -> let first = fst formal.formal_range and last = snd formal.formal_range in
45         if (first >= last) then "std_logic_vector(" ^ string_of_int first ^ "
46             downto " ^ string_of_int last ^ ")"
47         else "std_logic_vector(" ^ string_of_int last ^
48             " downto " ^ string_of_int first ^ ")"
49
50 (* extract formal info from function declaration - for test bench frame generation *)
51 let string_of_formal_tb formal =
52     "\tsignal " ^ formal.formal_name ^ " : " ^
53     match (fst formal.formal_range) with
54     -1 -> " std_logic"
55     | _ -> let first = fst formal.formal_range and last = snd formal.formal_range in
```



```

49         if (first >= last) then "std_logic_vector(" ^ string_of_int first ^ "
          downto " ^ string_of_int last ^ ")"
50         else "std_logic_vector(" ^ string_of_int last ^
          " downto " ^ string_of_int first ^ ")"
51
52 (* extract the name and range of variable *)
53 let string_of_variable variable =
54   "\t" ^ Ast.string_of_v_type variable.var_type ^ " " ^ variable.var_name ^ " : " ^
55   (match (fst variable.var_range) with
56     -1 -> " std_logic"
57     | _ -> let first = fst variable.var_range and last = snd variable.var_range in
58           if (first >= last) then "std_logic_vector(" ^ string_of_int first ^ "
          downto " ^ string_of_int last ^ ")"
59           else "std_logic_vector(" ^ string_of_int last ^
          " downto " ^ string_of_int first ^ ")" )^
60
61   (match variable.var_value with
62     "none" -> ";\n"
63     | _ -> let value_type = String.sub variable.var_value 1 1 in
64           match value_type with
65             "x" -> " := x\" ^ String.sub variable.var_value 2 ((String.length
          variable.var_value)-2) ^ "\";\n"
66             | "b" -> " := \" ^ String.sub variable.var_value 2 ((String.length
          variable.var_value)-2) ^ "\";\n"
67             | _ -> " := " ^ variable.var_value ^ "\";\n" )
68
69 (* Extract variable type and name *)
70 let rec enum_vdecl = function
71   [] -> []
72   | hd::tl -> (hd.var_type, hd.var_name)::enum_vdecl tl
73
74 (* Extract formal type and name *)
75 let rec enum_fdecl = function
76   [] -> []
77   | hd::tl -> (hd.formal_type, hd.formal_name)::enum_fdecl tl
78
79 (* Extract function type and name *)
80 let rec enum_func = function
81   [] -> []
82   | hd::tl -> (Ast.string_of_funtype hd.func_type, hd.func_name)::enum_func tl
83
84 (* Extract function name with formals *)
85 let rec enum_f_formal = function
86   [] -> []
87   | hd::tl -> (hd.formals, hd.func_name)::enum_f_formal tl
88
89 (* Extract variable name and width *)
90 let rec var_width = function
91   [] -> []
92   | hd::tl -> let width = ((fun x -> if x < 0 then -x else x) ((fst hd.var_range)-(
          snd hd.var_range)))+1 in
93           ((string_of_int width, hd.var_name)::var_width tl
94
95 (* Extract formal name and width *)

```

```

95 let rec formal_width = function
96   []      -> []
97   | hd::tl -> let width = ((fun x -> if x < 0 then -x else x) ((fst hd.formal_range
)- (snd hd.formal_range)))+1 in
98             ((string_of_int width, hd.formal_name))::formal_width tl
99
100 (* val string_map_pairs StringMap 'a -> (int * 'a) list -> StringMap 'a *)
101 let string_map_pairs map pairs =
102   List.fold_left (fun m (i, n) -> StringMap.add n i m) map pairs
103
104 (* Translate the AST to vhd1 code *)
105 let trans_to_vhd1 (globals, functions) out_opt =
106
107   (* Allocate "addresses" for each global variable *)
108   (* (variable type, variable name) pair for global variables *)
109   let global_variables = string_map_pairs StringMap.empty (enum_vdecl globals) in
110   (* (variable width, variable name) pair for global variables *)
111   let global_var_widths = string_map_pairs StringMap.empty (var_width globals) in
112   (* (function type, function name) pairs *)
113   let function_decls = string_map_pairs StringMap.empty (enum_func functions) in
114   (* (function formals, function name) pairs *)
115   let function_formals = string_map_pairs StringMap.empty (enum_f_formal
functions) in
116
117   (* Translate a function in AST to a list of bytecode statements *)
118   let translate env func_decl =
119     (* (variable type, variable name) pair for local variables *)
120     let local_variables = enum_vdecl func_decl.locals
121     (* (variable width, variable name) pair for local variables *)
122     and local_var_widths = var_width func_decl.locals
123     (* (variable type, variable name) pair for formals *)
124     and formal_variables = enum_fdecl func_decl.formals
125     (* (variable width, variable name) pair for formals *)
126     and formal_var_widths = formal_width func_decl.formals in
127
128     let env = { env with local_var = string_map_pairs StringMap.empty (local_variables @
formal_variables) }
129     and variable_widths = string_map_pairs StringMap.empty (local_var_widths @
formal_var_widths) in
130
131     (* Extract variable type for type checking *)
132     let expr_type e =
133       match e with
134       | Id(id)      -> if (StringMap.mem id global_variables) then
135                         string_of_v_type (StringMap.find id global_variables)
136                         else if (StringMap.mem id env.local_var) then
137                         string_of_v_type (StringMap.find id env.local_var)
138                         else ""
139       | Single (id, index) -> if (StringMap.mem id global_variables) then
140                         string_of_v_type (StringMap.find id
global_variables)
141                         else if (StringMap.mem id env.local_var) then
142                         string_of_v_type (StringMap.find id env.

```

```

143         local_var)
144         else ""
145     | Range (id, first, last) -> if (StringMap.mem id global_variables) then
146         string_of_v_type (StringMap.find id
147         global_variables)
148         else if (StringMap.mem id env.local_var) then
149         string_of_v_type (StringMap.find id env.
150         local_var)
151         else ""
152     | _ -> ""
153
154 in
155 (* evaluate an expression for type checking *)
156 let rec eval_expr e =
157     match e with
158     | Lit_int(l) -> 0
159     | Lit_hex(l) -> (String.length l - 2)*4
160     | Lit_bin(l) -> (String.length l - 2)
161     | Id(id) -> if (StringMap.mem id global_var_widths)
162         then int_of_string (StringMap.find id global_var_widths
163         )
164         else if (StringMap.mem id variable_widths)
165         then int_of_string (StringMap.find id
166         variable_widths)
167         else -1
168     | Binop (e1, oper, e2) -> let e1_length = eval_expr e1 and e2_length =
169         eval_expr e2 in
170         if (e1_length == e2_length) then e1_length
171         else
172             (if (e1_length == 0) then e2_length
173             else (if (e2_length == 0) then e1_length
174             else raise (Failure ("type mismatch " ^ Ast.
175             string_of_expr e1 ^ ":" ^ Ast.string_of_expr
176             e2))))
177     | Single (id, index) -> 1
178     | Range (id, first, last) -> if (first >= last) then first-last+1 else
179         last-first+1
180     | Braces (e) -> eval_expr e
181     | Assign (e1, e2) -> let eval_e1 = eval_expr e1 and eval_e2 = eval_expr e2
182         in
183             if (eval_e2 == 0) then eval_e1 else
184             (if (eval_e1 == eval_e2) then eval_e1
185             else -1)
186     | Call (inst_id, f_id, actuals) -> 0
187     | Bcall (inst_id, btif_id, actuals) ->
188         let btif_name = Ast.string_of_btif btif_id in
189         match btif_name with
190         | "Inv" -> eval_expr (List.hd actuals)
191         | "Buf" -> eval_expr (List.hd actuals)
192         | "Lat" -> 0
193         | "Mux" -> 0
194         | _ -> raise (Failure ("undefined built-in function"))

```

```

186   in
187   (* Translate an expression *)
188   let rec expr e =
189     match e with
190     | Lit_int(l)   -> string_of_int l
191     | Lit_hex(l)  -> let bh_val = String.sub l 2 (String.length l - 2) in
192                       "x" ^ "\"" ^ bh_val ^ "\""
193     | Lit_bin(l)  -> let bh_val = String.sub l 2 ((String.length l) - 2) in
194                       if (String.length bh_val == 1) then "\"" ^ bh_val ^ "\""
195                       else "\"" ^ bh_val ^ "\""
196     | Id(id)       -> if ((StringMap.mem id env.local_var) || (StringMap.mem id
197                           env.global_var))
198                           then id else raise (Failure ("undeclared variable: " ^ id
199                                                         ))
200     | Binop (e1, oper, e2) ->
201       expr e1 ^ (match oper with
202                   And   -> " AND "
203                   | Or   -> " OR "
204                   | Equal -> " = "
205                   | Nequal-> " /= " ) ^ (expr e2)
206     | Single (id, index)  -> id ^ "(" ^ string_of_int index ^ ")"
207     | Range (id, first, last) -> id ^ (if (first >= last) then "(" ^
208 string_of_int first ^ " downto " ^ string_of_int last ^ ")"
209                                     else "(" ^ string_of_int last ^ " downto " ^
210 string_of_int first ^ ")")
211     | Braces (e)   -> "(" ^ expr e ^ ")"
212     | Assign (e1, e2) -> (match expr_type e1 with
213                           "constant" -> raise (Failure ("illegal assignment
214                                                         to a constant: " ^
215                                                         Ast.string_of_expr e1 ^ " = " ^
216                                                         Ast.string_of_expr e2))
217                           | _ -> expr e1 ^ " <= " ^ expr e2)
218     | Call (inst_id, f_id, actuals) -> if not (StringMap.mem f_id env.
219 function_decl) then
220       raise (Failure ("undefined function: " ^
221                       f_id))
222     else
223       let f_formal = (StringMap.find f_id
224 function_formals) in
225       if ((List.length f_formal) != (List.length
226 actuals))
227       then raise (Failure ("number of fuction
228 call argument mismatch: " ^ f_id))
229       else (
230         match inst_id with
231         | "none" -> raise (Failure (
232 "Function instantiation id
233 required: " ^ f_id))
234         | _ -> inst_id ^ "_" ^ f_id ^ " : " ^
235 f_id ^ " port map (\n\t\t" ^
236 (String.concat ",\n\t\t" (List.
237 map2 (fun x y -> x ^ y)
238 (List.map (fun x -> x.

```

```

223                                     )
224 | Bcall (inst_id, btif_id, actuals) ->
225   let btif_name = Ast.string_of_btif btif_id in
226   (
227   match btif_name with
228   "Inv" -> if ((List.length actuals) != 1) then raise (Failure (
229     "Function takes ONE argument: " ^ btif_name))
230   | "Buf" -> if ((List.length actuals) != 1) then raise (Failure (
231     "Function takes ONE argument: " ^ btif_name))
232   | "Lat" -> if ((List.length actuals) != 5) then raise (Failure (
233     "Function takes FIVE arguments: " ^ btif_name))
234   else (
235     let data_width = eval_expr (List.hd (List.rev
236       actuals)) in
237     let fcall_name = (if (data_width > 1) then
238       " : "^"LATCH_n_bit\n
239       \tgeneric map(num_bits => " ^
240       string_of_int data_width ^
241       ")\n \tport map (\n\t\t"
242     else " : "^"LATCH port map
243       (\n\t\t") in
244     match inst_id with
245     "none" -> raise (Failure ("Function
246     instantiation id required: Lat"))
247     | _ -> "\n\t"^inst_id^fcall_name ^
248       (String.concat ",\n\t\t" (List.map2 (fun x y
249         -> x^y) lat_port (List.map expr actuals)))^
250       "\n\t"
251   )
252 | "Mux" -> if ((List.length actuals) != 7) then raise (Failure (
253   "Function takes SEVEN arguments: " ^ btif_name))
254   else (
255     let data_width = eval_expr (List.hd (List.rev
256       actuals)) in
257     let fcall_name = (if (data_width > 1) then
258       " : "^"MUX_n_bit\n
259       \tgeneric map(num_bits => " ^
260       string_of_int data_width ^
261       ")\n \tport map (\n\t\t"
262     else " : "^"MUX port map
263       (\n\t\t") in
264     match inst_id with
265     "none" -> raise (Failure ("Function
266     instantiation id required: Lat"))
267     | _ -> "\n\t"^inst_id^fcall_name ^
268       String.concat ",\n\t\t" (List.map2 (fun x y
269         -> x^y) mux_port (List.map expr actuals)))^
270       "\n\t"
271   )
272 )

```

```

256         | _ -> raise (Failure ("undefined built-in function"))
257     )
258
259     in
260     (* translate a statement *)
261     let rec stmt = function
262         Block(s)   -> String.concat "" (List.map stmt s)
263     | Expr(e)     -> if (eval_expr e < 0) then
264         raise (Failure ("Type mismatch in expression: " ^ Ast.
265             string_of_expr e))
266         else "\t" ^ expr e ^ "\n"
267     | If (pid, e, s, Block([])) -> (match pid with
268         "none" -> "\tif "^(expr e)^" then\n"^stmt s
269         ^"\tend if;\n"
270     | _ -> "\n\tproc_"^pid^" : process (all)\n"^
271         "\tbegin\n"^"\tif "^(expr e)^" then\n"^
272         stmt s^
273         "\tend if;\n\tend process;\n\n")
274
275     | If (pid, e, s1, s2) -> (match pid with
276         "none" -> "\tif "^(expr e)^" then\n"^stmt
277         s1^
278         "\telse\n"^stmt s2^
279         "\tend if;\n"
280     | _ -> "\n\tproc_"^pid^" : process (all)\n"^
281         "\tbegin\n"^"\tif "^(expr e)^" then\n"^
282         stmt s1^
283         "\telse\n"^stmt s2^"\tend if;\n\tend
284         process;\n\n")
285     | StError(e) -> raise (Failure ("Syntax Error - semi-colon(;) is
286         expected : " ^Ast.string_of_expr e))
287
288     in
289     (* translate a whole function *)
290     (
291     match out_opt with
292     (* translate user-defined function declarations to component declarations
293     in package file *)
294     "pkg_decl" -> (
295     match (Ast.string_of_functype func_decl.func_type) with
296     "User " ->
297         "component " ^ func_decl.func_name ^ " is\n" ^ "port (\n" ^
298         String.concat ";\n"
299         (List.map string_of_formal func_decl.formals) ^ "\n);\nend
300         component " ^
301         func_decl.func_name ^ ";\n"
302     | _ -> ""
303     )
304     (* translate user-defined functions into package body - ENTITY and
305     ARCHITECTURE *)
306     "pkg_body" -> (
307     match (Ast.string_of_functype func_decl.func_type) with
308     "User " ->

```

```

297     vhd_header_common ^ vhd_header_opt ^ "\n\n" ^
298     "ENTITY " ^ func_decl.func_name ^ " is\n" ^ "port (\n" ^ String.
      concat "; \n"
299     (List.map string_of_formal func_decl.formals) ^ "\n);\nend " ^
      func_decl.func_name ^
300     "; \n" ^ "\narchitecture RTL of " ^ func_decl.func_name ^ " is\n"
      ^ String.concat ""
301     (List.map string_of_variable func_decl.locals) ^ "begin\n" ^
302     String.concat "" (List.map stmt func_decl.body) ^ "end RTL;\n" ^
303     "\nconfiguration CFG_" ^ func_decl.func_name ^ " of " ^
      func_decl.func_name ^ " is\n" ^
304     "\tfor RTL\n" ^ "\tend for;\n" ^ "end " ^ "CFG_" ^ func_decl.
      func_name ^ "; \n"
305     | _ -> ""
306     )
307 (* translate main functions into main VHDL *)
308 | "main" -> (
309     match (Ast.string_of_funtype func_decl.func_type) with
310     "Main " ->
311         "ENTITY " ^ func_decl.func_name ^ "_top is\n" ^ "port (\n" ^
      String.concat "; \n"
312         (List.map string_of_formal func_decl.formals) ^ "\n);\nend " ^
      func_decl.func_name ^
313         "_top;\n" ^ "\narchitecture RTL of " ^ func_decl.func_name ^
      "_top is\n" ^ String.concat ""
314         (List.map string_of_variable func_decl.locals) ^ "begin\n" ^
      String.concat "" (List.map stmt func_decl.body) ^ "end RTL;\n"
315         | _ -> ""
316         )
317     | "tbench" -> (
318         match (Ast.string_of_funtype func_decl.func_type) with
319         "Main " ->
320             "ENTITY " ^ func_decl.func_name ^ "_top_tb is\n\n" ^ "end
      ENTITY " ^ func_decl.func_name ^ "_top_tb;\n\n" ^
321             "ARCHITECTURE behavioral of " ^ func_decl.func_name ^ "_top_tb
      is\n\n" ^
322             "COMPONENT " ^ func_decl.func_name ^ "_top is\n" ^ "port (\n" ^
      String.concat "; \n"
323             (List.map string_of_formal func_decl.formals) ^ "\n);\nend
      COMPONENT;\n\n" ^
324             String.concat "; \n" (List.map string_of_formal_tb func_decl.
      formals) ^ "; \n\n" ^
325             "begin\n\n" ^ "inst_" ^ func_decl.func_name ^ "_top : " ^
      func_decl.func_name ^ "_top\n" ^ "\tport map(\n" ^
326             "\t\t" ^ (String.concat ", \n\t\t" (List.map (fun x -> x.
      formal_name^ => "^x.formal_name) func_decl.formals)) ^
327             "\n\t);\n" ^ "\n\n\nend;"
328             | _ -> ""
329             )
330         )
331     | _ -> ""
332     )
333 )
334 in let env = {

```

```
335     function_decl = function_decls;
336     global_var = global_variables;
337     local_var = StringMap.empty } in
338
339     (* Code executed to start the program *)
340     let _ = try
341         (StringMap.mem "main" function_decls)
342     with Not_found -> raise (Failure ("no \"main\" function"))
343
344     (* Compile the functions *)
345     in
346     (
347     match out_opt with
348     (* translate global variables to variable declarations in package file *)
349     "const"  -> file_header ^ vhd_header_common ^ "\npackage globals is\n" ^
350         "\n-- Constants and global signals declaration\n" ^
351         (String.concat "" (List.map string_of_variable (List.rev
352             globals))) ^ "\n"
353     | "pkg_decl"  -> "-- Components declaration\n" ^ (String.concat "\n" (List.
354         map (translate env) (List.rev functions)))
355         ^ "end globals;\n"
356     | "pkg_body"  -> "\n\n-- Entities and architectures of the components\n" ^
357         (String.concat "\n" (List.map (translate env) (List.rev
358             functions))) ^ "\n"
359     | "main"     -> file_header ^ vhd_header_common ^ vhd_header_opt ^ "\n\n" ^
360         (String.concat "\n" (List.map (translate env) (List.rev
361             functions))) ^ "\n"
362     | "tbench"   -> file_header ^ vhd_header_common ^ vhd_header_opt ^ "\n\n" ^
363         (String.concat "\n" (List.map (translate env) (List.rev
364             functions))) ^ "\n"
365     | _         -> raise (Failure ("Input file is empty"))
366     )
367
368
369
370
371
372
373
374
375
376
377
378
379
```


< hlhdl.ml >

```
hlhdl.ml
1  (*****
2    COMS W4115 PLT - 2014 Spring Term Project
3    HL-HDL compiler: hlhdl.ml
4    Name:   Woon Lee
5    UNI:   wgl2107
6  *****)
7
8  open Printf
9
10 type action = Ast | Compile | TestBench | Error
11
12 let out_name = ref "str"
13
14 let get_filename arg = if (String.contains arg '.') then String.sub arg 0 (String.index
15   arg '.')
16   else arg
17
18 let fwrite name strings =
19   let out = open_out name in
20   fprintf out "%s\n" strings;
21   close_out out
22
23 let usage_string = "Usage: HLHDL COMPILER\n\n" ^
24   "\t AST pretty printer: hlhdl -a <filename>\n" ^
25   "\t Compile to VHDL: hlhdl -c <filename>\n" ^
26   "\t Test Bench framework: hlhdl -t <filename>\n"
27
28 let _ =
29   let action = if (Array.length Sys.argv > 2) then
30     try
31       List.assoc Sys.argv.(1) [ ("-a", Ast);
32   ("c", Compile);
33   ("-t", TestBench) ]
34     with
35       _ -> Error
36   else Error in
37   let lexbuf = ignore(out_name := get_filename Sys.argv.(2));
38     Lexing.from_channel (open_in Sys.argv.(2)) in
39   let program = Parser.program Scanner.token lexbuf in
40   match action with
41   (* Pretty printer using AST *)
42   Ast -> let listing = Ast.string_of_program program in
43     fwrite ( "/" ^ !out_name ^ ".ast") listing
44   | Compile ->
45     let const_listing = (Translate.trans_to_vhdl program) "const"
46     and pkg_decl_listing = (Translate.trans_to_vhdl program)
47     "pkg_decl"
48     and pkg_body_listing = (Translate.trans_to_vhdl program)
49     "pkg_body"
50     and main_listing = (Translate.trans_to_vhdl program) "main"
51     in
52     fwrite ( "/" ^ !out_name ^ "_defs.vhd") (const_listing ^
53     pkg_decl_listing ^ pkg_body_listing);
```

hlhdl.ml

```
49         fwrite ("./" ^ !out_name ^ "_top.vhd") main_listing
50     | TestBench ->
51         let tb_frame = (Translate.trans_to_vhdl program) "tbench" in
52         fwrite ("./" ^ !out_name ^ "_top_tbframe.vhd") tb_frame

53     | Error -> print_string usage_string
54
55
56
57
```

< Makefile >

Makefile

```
1  OBJS = scanner.cmo ast.cmo parser.cmo translate.cmo hlhdl.cmo
2
3  TARFILES = Makefile scanner.mll ast.ml parser.mly translate.ml hlhdl.ml
4
5  hlhdl : $(OBJS)
6      ocamlc -o hlhdl $(OBJS)
7
8  parser.ml parser.mli: parser.mly
9      ocamlyacc -v parser.mly
10
11 scanner.ml : scanner.mll
12     ocamllex scanner.mll
13
14 %.cmo : %.ml
15     ocamlc -c $<
16
17 %.cmi : %.mli
18     ocamlc -c $<
19
20 .PHONY : clean
21 clean :
22     rm -f scanner.ml parser.ml parser.mli *.cmo *.cmi *.out *.diff
23
24 # Generated by ocamldep *.ml *.mli
25 ast.cmo:
26 ast.cmx:
27 parser.cmo: ast.cmo parser.cmi
28 parser.cmx: ast.cmx parser.cmi
29 scanner.cmo: parser.cmi
30 scanner.cmx: parser.cmx
31 parser.cmi: ast.cmo
32 translate.cmo: ast.cmo
33 translate.cmx: ast.cmx
34 hlhdl.cmo: scanner.cmo parser.cmi ast.cmo translate.cmo
35 hlhdl.cmx: scanner.cmx parser.cmx ast.cmx translate.cmx
36
37
38
```