

# Precision Timed Infrastructure: Languages, Compilers, and Hardware with Ubiquitous Notion of Time

June 28, 2013



**David Broman**

broman@eecs.berkeley.edu

EECS Department  
University of California, Berkeley, USA  
and  
Linköping University, Sweden

## PRET Infrastructure at Berkeley

David Broman	Edward A. Lee
Jian Cai	Aviral Shrivastava
Hokeun Kim	Chris Shaver
Yooseong Kim	Michael Zimmer

2

## Agenda

broman@eecs.berkeley.edu

### Part I

Cyber-Physical  
Systems



### Part II

Precision Timed Infrastructure



### Part III

Design  
Challenges




Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# Part I

## Cyber-Physical Systems



**Part I**  
Cyber-Physical  
Systems

**Part II**  
Precision Timed  
Infrastructure

**Part III**  
Design  
Challenges

## Cyber-Physical Systems (CPS)



Industrial Robots



Power Plants



Aircraft



**Part I**  
Cyber-Physical  
Systems


**Part II**  
Precision Timed  
Infrastructure

**Part III**  
Design  
Challenges

# Modeling, Simulating, and Compiling Cyber-Physical Systems

5

broman@eecs.berkeley.edu





# Cyber-Physical Co-Design Problem

6

broman@eecs.berkeley.edu

Rapid development of CPS with high confidence of correctness is a co-design problem





**System**

**Challenge #1:**  
 Compile/synthesize the model's cyber part, such that the simulated model and the behavior of the real system coincide.

**The main challenge is to guarantee correct timing behavior.**

<b>Part I</b> Cyber-Physical Systems	<b>Part II</b> Precision Timed Infrastructure	<b>Part III</b> Design Challenges
---	--	--------------------------------------

## Part II Precision Timed Infrastructure



<b>Part I</b> Cyber-Physical Systems	<b>Part II</b> Precision Timed Infrastructure	<b>Part III</b> Design Challenges
---	--	--------------------------------------



# Programming Model and Time

broman@eecs.berkeley.edu

## Timing is not part of the software semantics

Correct execution of programs (e.g., in C, C++, C#, Java, Scala, Haskell, OCaml) has nothing to do with how long time things takes to execute.



### Traditional Approach



Timing Dependent on the Hardware Platform



### Our Objective



Make time an abstraction within the programming model

Timing is independent of the hardware platform (within certain constraints)

Part I  
Cyber-Physical  
Systems



Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

## What is PRET?

broman@eecs.berkeley.edu

## PRET = PREcision-Timed

Stephen Edwards and Edward A. Lee, "The Case for the Precision Timed (PRET) Machine", DAC, 2007

### PRET Infrastructure

- PRET Language (Language with timing semantics)
- PRET Compiler (Timing aware compilation)
- PRET Hardware (Computer Architecture)



Part I  
Cyber-Physical  
Systems




Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# Detecting missed deadlines

broman@eecs.berkeley.edu




Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# Worst-Case Execution Time (WCET)

broman@eecs.berkeley.edu



**Measurement-based approach**

- Cannot guarantee to find WCET
- Applicable for any task

**Worst-case execution time (WCET)**

**Static program analysis approach**

- Upper bound of WCET
- Cannot handle any task (conservative)

WCET overview  
(Wilhelm et al., 2008)

- Challenges**
- To make it *safe*: upper\_bound  $\geq$  WCET
  - To make it *tight*: minimize (upper\_bound - WCET)
  - Scalability: to handle large and complex programs


Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# What is our goal?

broman@eecs.berkeley.edu



*“Everything should be made as simple as possible, but not simpler”*

attributed to Albert Einstein


**Execution time should be as short as possible, but not shorter**

No point in making the execution time shorter, as long as the deadline is met.

Instead, minimize the slack

**Objective:**  
Minimize for area, memory, energy, and execution time for non real-time tasks.

**Challenge:**  
Still guarantee to meet all timing constraints.



Part I  
Cyber-Physical Systems



Part II  
Precision Timed Infrastructure

Part III  
Design Challenges

# PRET Infrastructure Vision

broman@eecs.berkeley.edu

**Modeling Languages**

**Simulink/Stateflow**  
(Mathworks)

**Modelica**  
(Modelica Associations)

**Ptolemy II**  
(Eker et al., 2003)

**Modelyze**  
(Broman and Siek, 2012)

**Programming Languages**

**Real-time Concurrent C**  
(Gehani and Ramamritham, 1991)

**Real-Time Euclid**  
(Klingerman & Stoyenko, 1986)

**Assembly Languages**

**The assembly languages for todays processors lack the notion of time**

Part I  
Cyber-Physical Systems



Part II  
Precision Timed Infrastructure

Part III  
Design Challenges

# Instruction set architecture (ISA)

broman@eecs.berkeley.edu

## The good news

Fortunately, electronics technology delivers highly reliable and precise timing

## The bad news...

The chip architectures introduces highly non-deterministic behavior (e.g., using caches, pipelines etc.).

### Rethink the ISA

Timing has to be a *correctness* property not only a *performance* (quality) property




Photo by Andrew Dunn, 2005

## PRET Machine

- Repeatabe and predictable execution time (instructions)
- Repeatabe memory access time
- Timing instructions for handling missed deadline detection

### Part I

Cyber-Physical  
Systems



### Part II

Precision Timed  
Infrastructure

### Part III

Design  
Challenges

# Precision Timed Machine

broman@eecs.berkeley.edu

## PTARM (ICCD'12)

- Replacing caches with scratchpads
- Use a thread- interleaved pipeline (4 threads)
- Timing instructions (delay until, exception-on-expire)
- Soft core on a Xilinx Virtex 5 FPGA

## FlexPRET (work-in-progress)

- Dynamically change no of active threads (1-8)
- RISC-V ISA (Waterman, Lee, Patterson, Asanovi, 2011)

Java Optimized Processor (JOP)  
(Shoeberl, 2008)

ARPRET  
(Andalam et al., 2009)

Patmos  
(Shoeberl et al)

XMOS  
(May 2009)

### Part I

Cyber-Physical  
Systems



### Part II

Precision Timed  
Infrastructure


### Part III

Design  
Challenges




# PRET Infrastructure Vision

broman@eecs.berkeley.edu




# PRET Infrastructure Vision

broman@eecs.berkeley.edu



# Intermediate Language (ptLLVM) example

broman@eecs.berkeley.edu



**Part I**  
Cyber-Physical  
Systems




**Part II**  
Precision Timed  
Infrastructure

**Part III**  
Design  
Challenges

# PRET Infrastructure Vision

broman@eecs.berkeley.edu




**Part I**  
Cyber-Physical  
Systems



**Part II**  
Precision Timed  
Infrastructure

**Part III**  
Design  
Challenges



Part I  
Cyber-Physical  
Systems



Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

## Part III Design Challenges



Part I  
Cyber-Physical  
Systems


Part II  
Precision Timed  
Infrastructure



Part III  
Design  
Challenges

# Design Challenges

broman@eecs.berkeley.edu




Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# Design Challenges

broman@eecs.berkeley.edu



Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

# Design Challenges

broman@eecs.berkeley.edu

Precision Timed  
Languages

Precision Timed  
Hardware

Precision Timed  
Compilers

How **computer architecture-aware** must a PRET compiler be? What, besides the ISA, should be the abstraction?

How can **scratchpad memory** allocation be combined with WCET analysis?

How can **back-end compiler phases** (instruction selection, register allocation, etc.) be optimized for worst-case instead of average-case? Can WCET analysis and back-end optimization be combined?

Part I  
Cyber-Physical  
Systems

Part II  
Precision Timed  
Infrastructure

Part III  
Design  
Challenges

## Conclusions

### Main takeaway points




For CPS applications, time is a **correctness factor** – not just a performance (quality) factor

PRET Language

A **PRET intermediate language** language include timing semantics and abstracts away platform details.



**PRET Hardware** should give predictable timing behavior and provide hardware support for programming with real-time.



A **PRET compiler** should guarantee that all timing constraints are fulfilled when executed on a specific platform.

For more information see:  
<http://chess.eecs.berkeley.edu/pret/>

Thank you for listening!